• Discussion

  Schematic entry parameter as a function of instance name Locked

  16437 views
  7 replies
  Latest over 15 years ago
  by yoyega
• Discussion

  Where to setup shape path in Pad Designer Locked

  14823 views
  2 replies
  Latest over 15 years ago
  by MartinDude
• Discussion

  function call

  13346 views
  2 replies
  Latest over 15 years ago
  by tltoth
• Discussion

  CIW > File > Import > Verilog... fails to create schematics (portOrder property?) Locked

  2789 views
  1 reply
  Latest over 15 years ago
  by Quek
• Discussion

  hiCreateReportField() warnings Locked

  14298 views
  1 reply
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  removing backslashes

  16771 views
  7 replies
  Latest over 15 years ago
  by Ejlersen
• Discussion

  Allegro Design CIS pin naming Locked

  13493 views
  2 replies
  Latest over 15 years ago
  by Mstrghettorigg
• Discussion

  If statements in env file? Locked

  16567 views
  3 replies
  Latest over 15 years ago
  by fxffxf
• Discussion

  How do I form fillets on vias with pcb editor 16.2 Locked

  12968 views
  2 replies
  Latest over 15 years ago
  by kanonfodder
• Discussion

  duplicate pin names in Capture Locked

  16230 views
  1 reply
  Latest over 15 years ago
  by redwire
• Discussion

  What are the maximum capabilities for layers with basic PCB Editor 16.2 Locked

  13214 views
  1 reply
  Latest over 15 years ago
  by redwire
• Discussion

  Subcircuit Newbie question Locked

  14434 views
  2 replies
  Latest over 15 years ago
  by ACENGR
• Discussion

  Part V3 has no 'V2' property Locked

  8931 views
  1 reply
  Latest over 15 years ago
  by oldmouldy
• Discussion

  creaing private functions

  13306 views
  2 replies
  Latest over 15 years ago
  by Ejlersen
• Discussion

  CDF parameters Locked

  20969 views
  3 replies
  Latest over 15 years ago
  by simbamford