• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Verilog netlisting using a config Locked

    5618 views
    0 replies
    Started over 2 years ago
    by WRM
  • Discussion

    ICM_libman() functionin 23.1 Locked

    5654 views
    2 replies
    Latest over 2 years ago
    by mattab
  • Discussion

    Harmonic Balance (HB) Large-Signal S-Parameter (LSSP) simulation Locked

    14430 views
    5 replies
    Latest over 2 years ago
    by AWR Academic
  • Suggested Answer

    Old designs (Solaris Workstation versions) 0

    5923 views
    1 reply
    Latest over 2 years ago
    by oldmouldy
  • Discussion

    Post-layout simulation without spectre view in transistor cell Locked

    8422 views
    6 replies
    Latest over 2 years ago
    by Javadgo
  • Discussion

    how to change already existing devices(schematics) with certain grid spacing to different grid spacing. Locked

    794 views
    0 replies
    Started over 2 years ago
    by srinisem
  • Discussion

    how to dump XL status of all from navigator through SKILL Locked

    5235 views
    0 replies
    Started over 2 years ago
    by MrThakur
  • Answered

    gds import/epxport 0

    4987 views
    6 replies
    Latest over 2 years ago
    by masamasa
  • Discussion

    UVM debugging: How to save and load signals during an interactive session in Simvision Locked

    8103 views
    2 replies
    Latest over 2 years ago
    by swetha99
  • Discussion

    ADE including a simulation file with a relative path Locked

    5834 views
    0 replies
    Started over 2 years ago
    by Huf
  • Discussion

    ADE (Explorer / Assembler) Stimuli Assignment as a floating voltage source Locked

    5413 views
    0 replies
    Started over 2 years ago
    by Huf
  • Discussion

    Virtuoso Hierarchy Editor Locked

    6398 views
    2 replies
    Latest over 2 years ago
    by WRM
  • Discussion

    Allegro X System Capture: SPB 23.1 release —Your freedom to design boldly!

    5431 views
    1 reply
    Latest over 2 years ago
    by DenzilPenberthy
  • Discussion

    Error orprobe3086 Locked

    6549 views
    0 replies
    Started over 2 years ago
    by elirazo
  • Suggested Answer

    Student license 0

    4378 views
    1 reply
    Latest over 2 years ago
    by TechiEE12
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information