• Discussion

  Accuracy problem Locked

  14938 views
  2 replies
  Latest over 16 years ago
  by pakistan
• Discussion

  Systemverilog-2008 and variadic `define macros? Locked

  14819 views
  1 reply
  Latest over 16 years ago
  by Shalom B
• Discussion

  Conversion of an Integer port in VHDL to equivalent in Verilog Locked

  16502 views
  2 replies
  Latest over 16 years ago
  by cubicle82
• Discussion

  Problem moving symbol - get "Symbol has no pin 1" error Locked

  1649 views
  3 replies
  Latest over 16 years ago
  by mgcorr
• Discussion

  WARNING #16007 Mismatched Properties Locked

  30734 views
  3 replies
  Latest over 16 years ago
  by oldmouldy
• Discussion

  CIS - Date Data Locked

  728 views
  1 reply
  Latest over 16 years ago
  by dschaefer
• Discussion

  Verilog Name Collisions - irun v8.1 Locked

  1667 views
  2 replies
  Latest over 16 years ago
  by StephenH
• Discussion

  Wirelist.dll Locked

  14065 views
  2 replies
  Latest over 16 years ago
  by blockst
• Discussion

  HELP: synthesis of a Verilog code into a matrix crossbar (running at a frequency >= 1GHz) using Encounter Locked

  1165 views
  1 reply
  Latest over 16 years ago
  by Kari
• Discussion

  Virtuoso Stream In Locked

  14572 views
  1 reply
  Latest over 16 years ago
  by Kari
• Discussion

  translate (convert) PADS to Allegro Locked

  14462 views
  1 reply
  Latest over 16 years ago
  by redwire
• Discussion

  Definition of switching activity in RTL compiler Locked

  13677 views
  0 replies
  Started over 16 years ago
  by 1800calldft
• Discussion

  env file setting or syntax requirements needed Locked

  14049 views
  4 replies
  Latest over 16 years ago
  by hcowles
• Discussion

  DVFS Locked

  13988 views
  1 reply
  Latest over 16 years ago
  by grasshopper
• Discussion

  clarifiction on Fabrication report Locked

  12806 views
  0 replies
  Started over 16 years ago
  by girish