• Discussion

  Gate-leve sim, sdf back annotation warnings Locked

  21098 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  Transfering attributes from CIS to Layout Locked

  12686 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  net line spacing Locked

  13631 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  DFA Audit Locked

  17656 views
  10 replies
  Latest over 17 years ago
  by archive
• Discussion

  Resize Window Locked

  15812 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  Adding Ground Loop around Board Area Locked

  13198 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  what is the functin of "Manufacturing / cut_masks"? Locked

  4996 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  how to simulate with bond pad Locked

  13706 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  SPB 15.7 on Windows Vista Locked

  14304 views
  4 replies
  Latest over 17 years ago
  by archive
• Discussion

  netlist compare schematic vs layout Locked

  14512 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  queue as argument Locked

  16676 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  non deterministic ff in verilog : Locked

  13974 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  Complete Simulation Run when Assertion fails Locked

  21390 views
  3 replies
  Latest over 17 years ago
  by archive
• Discussion

  flattening synthetic operators Locked

  14378 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  sub architecture selection Locked

  21155 views
  13 replies
  Latest over 17 years ago
  by archive