• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    BOM GENERATOR ver2.6.9 0

    101 views
    1 reply
    Latest 9 days ago
    by TechnoBobby
  • Not Answered

    Capture add intersheet reference lockup? 0

    9026 views
    3 replies
    Latest 10 days ago
    by ZP202407159252
  • Discussion

    Why in 2026 still unable to rotate text labels by 45 degrees in symbol view?

    114 views
    1 reply
    Latest 11 days ago
    by Andrew Beckett
  • Discussion

    Cadence Extremely Slow Plot For DC Sweeps

    119 views
    1 reply
    Latest 12 days ago
    by Andrew Beckett
  • Discussion

    How to setup calcVal (or different approach) when tests differ on number of Design variables

    127 views
    0 replies
    Started 12 days ago
    by RH202503055935
  • Not Answered

    How to Add a Spacer Between Two Stacked Dies in Allegro X APD? 0

    72 views
    0 replies
    Started 13 days ago
    by Gowtham P
  • Discussion

    Fidelity CFD: Automating Geometry Simplification and CAD Preparation

    79 views
    0 replies
    Started 14 days ago
    by Gaurav
  • Suggested Answer

    (SPMHGE-779): Place replicate module component net profiles incompatible with design module instance 'CR_xxxxxx_MAPPED1_1'. Instance not modified. 0

    182 views
    1 reply
    Latest 15 days ago
    by JuanCR
  • Not Answered

    Celebrating August 2026 Community Champion 0

    75 views
    0 replies
    Started 15 days ago
    by Renu Vibha
  • Discussion

    Exploring 3D Via Modeling and Simulation Using Sigrity X and Clarity 3D Solver

    72 views
    0 replies
    Started 15 days ago
    by ShivaShankarM
  • Discussion

    Hierarchical Design Challenge: New Ports Added!

    79 views
    0 replies
    Started 15 days ago
    by TechnoBobby
  • Discussion

    How should analog reference outputs be modeled in a pure Verilog REFGEN/BIASGEN cell?

    61 views
    0 replies
    Started 15 days ago
    by AT202609033946
  • Answered

    Skill to open Custom Variables Window in Allegro x 25.1 PCB Editor 0

    670 views
    5 replies
    Latest 15 days ago
    by MZ20250602835
  • Discussion

    HW/SW Co-verification - Embedded assembly code coverage

    59 views
    0 replies
    Started 16 days ago
    by KS20250205199
  • Suggested Answer

    How to install Allegro Free Physical Viewer 16.6? 0

    304 views
    4 replies
    Latest 16 days ago
    by JCTEYSSIER0
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information