• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Spectre X: is "noisefmax" treated differently in the various accuracy modes? Locked

    2230 views
    2 replies
    Latest over 3 years ago
    by ShawnLogan
  • Discussion

    Doing synthesis with a composed cell in netlist [GENUS][Verilog] Locked

    5092 views
    5 replies
    Latest over 3 years ago
    by DimoM
  • Discussion

    SysCap – Tip of the Week: Replace From Find Results

    6342 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    How to changeDPUPERUU Locked

    8066 views
    1 reply
    Latest over 3 years ago
    by Sutlieff
  • Suggested Answer

    How to pour copper on an existing footprint? 0

    10067 views
    5 replies
    Latest over 3 years ago
    by jc teyssier
  • Discussion

    Monte Carlo Mismatch Operating Region Discrepancy Locked

    11128 views
    10 replies
    Latest over 3 years ago
    by illaoi
  • Answered

    Unable to open OMNIS 5.2 +1

    6686 views
    6 replies
    Latest over 3 years ago
    by Colinda
  • Not Answered

    PSpice - Tip of the Week: How to customize information in simulation output file. 0

    1642 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Answered

    Calculating of k-epsilon +1

    5355 views
    7 replies
    Latest over 3 years ago
    by sriluta
  • Not Answered

    Assigning Pin Name to Net Name 0

    12390 views
    5 replies
    Latest over 3 years ago
    by LudovicL
  • Not Answered

    Imposing a fluctuating BC at the outlet 0

    2538 views
    2 replies
    Latest over 3 years ago
    by sriluta
  • Discussion

    How to freeze parameters on instantiated pcells Locked

    7816 views
    2 replies
    Latest over 3 years ago
    by RVERP
  • Discussion

    How to solve the error:"Function xmdbg_fatal not define" Locked

    3173 views
    5 replies
    Latest over 3 years ago
    by StephenH
  • Discussion

    LVS - not compared, number of port 0 in layout Locked

    3024 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Stream out GDS and maintain its hierarchy as it appears in design database (library manager) Locked

    11207 views
    4 replies
    Latest over 3 years ago
    by DeyanLevski
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information