• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    how to via on SC pin with diffrient Net name Locked

    8092 views
    1 reply
    Latest over 3 years ago
    by DimoM
  • Discussion

    iv characteristics of solar cell in cadence virtuoso Locked

    7191 views
    0 replies
    Started over 3 years ago
    by isiaka099
  • Discussion

    usage of busset element Locked

    9748 views
    1 reply
    Latest over 3 years ago
    by paulinho
  • Answered

    stacking micro via over buried via 0

    11548 views
    6 replies
    Latest over 3 years ago
    by masamasa
  • Discussion

    How to export spice netlist to specified name and directory path? Locked

    7926 views
    0 replies
    Started over 3 years ago
    by KEVINLO
  • Discussion

    Monte Carlo simulations and returns suspicious results - error in the setup of results? Locked

    765 views
    0 replies
    Started over 3 years ago
    by NewScreenName
  • Not Answered

    Dynamic Mode disabled / gray in teardrops parameters 0

    8449 views
    1 reply
    Latest over 3 years ago
    by steve
  • Discussion

    Allegro – Tip of the week: Adding text from a text file

    8222 views
    0 replies
    Started over 3 years ago
    by PCBTech
  • Discussion

    Calling a Function With Individual Entries From List Locked

    8734 views
    3 replies
    Latest over 3 years ago
    by Itay I
  • Discussion

    Binding issue with digitally synthesized block Locked

    7273 views
    0 replies
    Started over 3 years ago
    by sidm
  • Not Answered

    ORCAD - Opening an existing project opens all the pages of the project at startup 0

    2109 views
    1 reply
    Latest over 3 years ago
    by rg13
  • Discussion

    Assigning hotkeys using keyboard command shortcuts in AWR

    7074 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    Layout Editor: Pin Visibility for Sub-Levels Locked

    11034 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    pcell eval fails on export cdl Locked

    10061 views
    2 replies
    Latest over 3 years ago
    by MorrisDH
  • Discussion

    1/f corner calculation for noise analyses Locked

    2903 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information