• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Buried/blind vias stack up for 14 layer SoC design

    1907 views
    2 replies
    Latest over 3 years ago
    by excellon1
  • Discussion

    AMS transient simulation does not run beyond 7000s Locked

    11801 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Datasheet plots differently from Plot All result if using a Plotting Template (ic6.1.8.500.22) Locked

    9397 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Is there a way to force plotting curves into the same plot? Locked

    10074 views
    2 replies
    Latest over 3 years ago
    by StephanWeber
  • Discussion

    Why to use Allegro System Capture – Reference Designator Pattern

    8933 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    Plotting tool Locked

    10348 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Error when plotting in adexl Locked

    13804 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    PSpice - Tip of the Week: Want to run advance analysis on selective components only?

    967 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    Allegro Design CIS, Part List Filtered

    8756 views
    2 replies
    Latest over 3 years ago
    by DW22
  • Not Answered

    Unable to connect trace due to wrong representation of the part 0

    10631 views
    1 reply
    Latest over 3 years ago
    by excellon1
  • Discussion

    Issues with vector stimulus and spectre Locked

    21938 views
    4 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    desVar interdependencies in maestro Locked

    11047 views
    5 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    timeaverage and sample(jitter) Locked

    13600 views
    7 replies
    Latest over 3 years ago
    by csn165309964
  • Discussion

    Sigrity-Tip of the week: Best PowerDC setting for most accurate result

    9061 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    [ CCSChangeTrace]change default style and thickness of waveform/trace in ViVA XL-- Does NOT work for expression plot. Locked

    4173 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information