• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    VHDL IEEE Library not recognized by RTL Compiler or Genus Locked

    16095 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Discussion

    purpose of preCTS stage & latency/skew setting Locked

    5469 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Discussion

    Organizing about "IC", "converge" "node set"... Locked

    4190 views
    4 replies
    Latest over 4 years ago
    by ichiro
  • Discussion

    Add Power Ring above Core. Innovus Locked

    14287 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Not Answered

    Allegro 17.2 Desgin Entry HDL Error (SPCOCD-553) 0

    15915 views
    2 replies
    Latest over 4 years ago
    by Mohsin Hayat
  • Discussion

    Editing existed PCB design

    11614 views
    4 replies
    Latest over 4 years ago
    by Sugreev
  • Discussion

    use_topxp_for_sigxp command not found/ not working Locked

    10299 views
    0 replies
    Started over 4 years ago
    by AvengerThanos
  • Discussion

    PCB Editor: editing lines

    15501 views
    4 replies
    Latest over 4 years ago
    by Hodgepodge
  • Discussion

    Convert from PCB PADS file (.pcb) to Sigrity format (.spd)

    13911 views
    0 replies
    Started over 4 years ago
    by Binhngo1210
  • Discussion

    Dynamically display wire color according to net signal type in schematics Locked

    12481 views
    2 replies
    Latest over 4 years ago
    by AurelBuche
  • Not Answered

    Bottom Up Hierarchical Design 0

    15184 views
    4 replies
    Latest over 4 years ago
    by tmd63
  • Discussion

    ADE Assembler: variable values with leading zeros interpreted as octal in ICADVM20.1 Locked

    13467 views
    6 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    What's the bindkey command for ascend to top level on Cadence? Locked

    7197 views
    6 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Restrict buffer use for a particular sub block while routing using INNOVUS Locked

    12740 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Discussion

    Getting drc Error Report

    13807 views
    2 replies
    Latest over 4 years ago
    by karthikeyan123
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information