• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    Exporting and Simulating a Project From Analyst MWO to Analyst-MP gives Drastically Different Results 0

    1411 views
    1 reply
    Latest 10 months ago
    by Ken Seybold
  • Answered

    Use wildcard entry for RefDes search +1

    1087 views
    2 replies
    Latest 10 months ago
    by SambaKantipudi
  • Discussion

    vmsUpdateCellViews disable automatic symbol creation Locked

    2561 views
    2 replies
    Latest 10 months ago
    by SimhanAnalog
  • Discussion

    Finding EAD/ICT file for running parasitic Extraction in Virtuoso EXL Locked

    762 views
    1 reply
    Latest 10 months ago
    by Andrew Beckett
  • Discussion

    Modifying AMS netlist at command line before running a simulation Locked

    6026 views
    6 replies
    Latest 10 months ago
    by PedroC
  • Answered

    How to replicate AntPat_EF option in the Output File menu with an EM structure and selecting an excitation subcircuit for the EM structure 0

    2112 views
    4 replies
    Latest 10 months ago
    by CurtisAWR
  • Discussion

    Y-axis units and labels when plotting from ADE Locked

    2936 views
    2 replies
    Latest 10 months ago
    by Andrew Beckett
  • Discussion

    Back and forward history buttons in Schematic Editor clearing probed nets? Locked

    2630 views
    2 replies
    Latest 10 months ago
    by Andrew Beckett
  • Answered

    Looking for basic example of TCL commands in System Capture such as adding a component, adding a wire to a pin, adding a netname to the wire, etc 0

    4292 views
    3 replies
    Latest 10 months ago
    by CadAP
  • Not Answered

    Leakage Current 0

    2234 views
    1 reply
    Latest 10 months ago
    by jillashiva
  • Suggested Answer

    pcb db doctor 0

    12998 views
    12 replies
    Latest 10 months ago
    by John T
  • Suggested Answer

    How Can I use skill make_axlPadStackPad to create a Rounded Rectangle pad 0

    2663 views
    1 reply
    Latest 10 months ago
    by CM202502059246
  • Discussion

    How to debug a pcell on PCELL IDE Locked

    3068 views
    2 replies
    Latest 10 months ago
    by dakuang01
  • Discussion

    OrCAD Tip of the Week: Sync changes across hierarchy

    7338 views
    1 reply
    Latest 10 months ago
    by Adam
  • Discussion

    Warning DB-270590: dbHasMatchPointLists is not supported on OpenAccess Locked

    2584 views
    2 replies
    Latest 10 months ago
    by Karam Gh
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information