• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    DRC ERROR in callibre Locked

    4150 views
    4 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    escape character issue Skill/Ocean Locked

    1195 views
    2 replies
    Latest over 1 year ago
    by NickJ
  • Discussion

    Extracting RLC parasitics for Packages at Layout Level

    2088 views
    0 replies
    Started over 1 year ago
    by SimTech
  • Answered

    Unsteady inlet boundary condition with OpenLabs +1

    7125 views
    5 replies
    Latest over 1 year ago
    by Dianliang
  • Not Answered

    The PDF exporter is only producing .ps files and not the .pdf files. How do I fix this? 0

    12019 views
    16 replies
    Latest over 1 year ago
    by edahub
  • Discussion

    Test your SKILL Knowledge: Understanding Variable Scope

    1959 views
    3 replies
    Latest over 1 year ago
    by PCBTech
  • Discussion

    Error ASSEMBLER-1600 when running script with two different MC simulations Locked

    5249 views
    2 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Open Layout XL instead EXL by default Locked

    3662 views
    4 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    In Layout XL, how to move a instance/shape into/out of a group array? Locked

    1736 views
    1 reply
    Latest over 1 year ago
    by henker
  • Discussion

    regrading abnormal working of xcelium simulator during wavefrom simulation Locked

    4318 views
    0 replies
    Started over 1 year ago
    by RK202504233943
  • Answered

    How can I print a hierarchical design with hyperlink of all the referenced boxes? 0

    1310 views
    3 replies
    Latest over 1 year ago
    by JA202504239934
  • Discussion

    "valueAt" vs "value" functions Locked

    796 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Use lntAddTrace with a marknet file Locked

    2766 views
    0 replies
    Started over 1 year ago
    by psill00
  • Discussion

    Mitigate Signal Reflection Issues in High-Speed Designs

    1733 views
    0 replies
    Started over 1 year ago
    by JavierAlvarado
  • Discussion

    Implementation of a PFD circuit Locked

    3748 views
    0 replies
    Started over 1 year ago
    by AM202504226619
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information