• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    capture 16.5 , results are part of other_netlist model.ONL file wrong. Locked

    13859 views
    2 replies
    Latest over 13 years ago
    by Kuenga606
  • Discussion

    verilog-a - model ac biasing Locked

    2118 views
    4 replies
    Latest over 13 years ago
    by ESTEC
  • Discussion

    Can't import techfile into abstract (IC6.1.4) Locked

    1275 views
    2 replies
    Latest over 13 years ago
    by Aritra
  • Discussion

    Translating IC5 libaries to IC6 Locked

    16660 views
    2 replies
    Latest over 13 years ago
    by DineshBabu
  • Discussion

    A Small SKILL Routine to Draw Dynamic Graphic

    15165 views
    3 replies
    Latest over 13 years ago
    by leonlee
  • Discussion

    Is there any way to open cell in editing mode for two or more people? Locked

    13767 views
    3 replies
    Latest over 13 years ago
    by Sarvani
  • Discussion

    detecting dbid is removed

    13900 views
    2 replies
    Latest over 13 years ago
    by SkilSiao
  • Discussion

    pcb Manufacturing in china Looking For Cooperation Locked

    12556 views
    0 replies
    Started over 13 years ago
    by huanyupcb
  • Discussion

    how to recover a locked simulation on the Cadence server? Locked

    7150 views
    11 replies
    Latest over 13 years ago
    by Quek
  • Discussion

    getting rid of little informational text on mpps Locked

    14248 views
    3 replies
    Latest over 13 years ago
    by linbo
  • Discussion

    Timing checks in ncsim Locked

    16803 views
    1 reply
    Latest over 13 years ago
    by tpylant
  • Discussion

    Writing simulation data into a file after running Locked

    13709 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    ADE XL: default x axis for plots Locked

    14640 views
    2 replies
    Latest over 13 years ago
    by keble6
  • Discussion

    Parameterized VHDL using generics and ADE-AMS simulation Locked

    14130 views
    0 replies
    Started over 13 years ago
    by lperktold
  • Discussion

    get first pole from PZ analysis Locked

    14491 views
    4 replies
    Latest over 13 years ago
    by Rainer123
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information