• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Sorting variables by name alphanumerically in Virtuoso ADE Assembler / maestro Locked

    1558 views
    1 reply
    Latest 6 months ago
    by Andrew Beckett
  • Discussion

    sweeping transistor number of fingers in a simulation Locked

    2070 views
    2 replies
    Latest 6 months ago
    by TommasoF
  • Discussion

    Need a script to remove extra metal overhang after vias which we generally chop and delete manually Locked

    3452 views
    1 reply
    Latest 6 months ago
    by rajeshcad
  • Discussion

    Ring oscillator separation gate delay and interconnect delay Locked

    2382 views
    0 replies
    Started 6 months ago
    by SL202509028216
  • Not Answered

    Orcad capture 22 title block auto population 0

    1181 views
    2 replies
    Latest 6 months ago
    by MR20250829531
  • Discussion

    xrun: *F,SROOTE: Cannot find the Spectre installation Locked

    1026 views
    3 replies
    Latest 6 months ago
    by Andrew Beckett
  • Discussion

    use DC sweep variable to set another variable Locked

    1752 views
    2 replies
    Latest 6 months ago
    by Darrell L
  • Discussion

    Attach load to a pin for AMS verification Locked

    1978 views
    0 replies
    Started 6 months ago
    by PedroC
  • Discussion

    Code coverage syntax for scripting tcl exclusion file Locked

    3050 views
    1 reply
    Latest 6 months ago
    by StephenH
  • Discussion

    automate cadence design to avoid time consuming steps for simulation using python subprocess module. Locked

    1460 views
    0 replies
    Started 6 months ago
    by AP202507218251
  • Discussion

    ERROR (NVN-13010): Cell rupolym is not defined while running Pegasus LVS Locked

    2047 views
    3 replies
    Latest 6 months ago
    by Andrew Beckett
  • Discussion

    CAF Resistance and SIR Testing: Preventing Hidden PCB Failures Through Smarter Design & Process Control

    3804 views
    4 replies
    Latest 6 months ago
    by KD202502275710
  • Discussion

    Community ideas

    1175 views
    2 replies
    Latest 6 months ago
    by KD202502275710
  • Not Answered

    Dynamically update/reload the CIS Configuration in a running OrCAD Instance 0

    1107 views
    2 replies
    Latest 6 months ago
    by KD202502275710
  • Discussion

    Discussion on Poly-Endcap in CMOS Layout Locked

    3111 views
    1 reply
    Latest 6 months ago
    by yogeshjaiswalCAD
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information