• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Verilog-A module instantiating Locked

    23360 views
    5 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Finding Duplicate Values count

    13394 views
    1 reply
    Latest over 4 years ago
    by luanvn81
  • Discussion

    Dynamic Shape clearance Error

    13765 views
    1 reply
    Latest over 4 years ago
    by masamasa
  • Discussion

    How to place a component in a specific location

    15614 views
    2 replies
    Latest over 4 years ago
    by sk5150
  • Discussion

    Variable inside rexCompile function Locked

    10979 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    How Can I Pass a Variable-sized Array to an Analog User-defined Function in VerilogA? Locked

    13266 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Test Point to Component Distance Report

    15524 views
    12 replies
    Latest over 4 years ago
    by obwise
  • Discussion

    Padstack Editor 17.4 problem : Value must be greater than 0 [SOLVED]

    17285 views
    16 replies
    Latest over 4 years ago
    by excellon1
  • Discussion

    Design Sync Changes Schematic RefDes Locked

    9904 views
    0 replies
    Started over 4 years ago
    by ryand323
  • Discussion

    Test-bench for Plotting negative Capacitance of Cross coupled Pair Locked

    22607 views
    7 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    About User Command-Line Options in Environment Options Locked

    19566 views
    7 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Export simulation results in excel file Locked

    12223 views
    2 replies
    Latest over 4 years ago
    by Holz
  • Discussion

    draw a maker layer to cover multiple devices in layout using SKILL Locked

    14496 views
    6 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Tool for generating 'documentation friendly' schematics from RTL Locked

    7142 views
    1 reply
    Latest over 4 years ago
    by lstand
  • Discussion

    Removing mouse auto default to "Ok" in pop up dialogue within Virtuoso Locked

    1655 views
    2 replies
    Latest over 4 years ago
    by Frank Wiedmann
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information