• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Genus VHDL 2008 Unconstrained array - Illegal element type for composite type. [VHDLPT-567] [read_hdl] Locked

    11024 views
    2 replies
    Latest over 4 years ago
    by FlorianP
  • Discussion

    Transient noise noise_fmax vs. sampling rate Locked

    12726 views
    2 replies
    Latest over 4 years ago
    by Jere Jarvinen
  • Discussion

    Cross-Probing in 17.4.017 Locked

    10426 views
    0 replies
    Started over 4 years ago
    by cstocci
  • Discussion

    Define "Spec" based on corner setup Locked

    1830 views
    2 replies
    Latest over 4 years ago
    by amitG22
  • Discussion

    Import from Altium to OrCAD PCB Designer has illegal extents

    12763 views
    5 replies
    Latest over 4 years ago
    by steve
  • Discussion

    What is the meaning of the parent purpose in a LPP? Locked

    11908 views
    2 replies
    Latest over 4 years ago
    by RVERP
  • Not Answered

    How do I display open ended wires in CIS 0

    10613 views
    3 replies
    Latest over 4 years ago
    by steve
  • Discussion

    *Error* almGetParameterList: argument #1 should be a string (type template = "ttggg") - nil Locked

    12537 views
    12 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    OrCAD PCB Designer Standard SPB 17.4-2019 S017 Cannot add silkscreen layers to board Locked

    11477 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    SEC RTL vs Gatelevel Locked

    11725 views
    1 reply
    Latest over 4 years ago
    by ckomar
  • Discussion

    Question about DC convergence error in sweep simulation. Locked

    20160 views
    12 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    How can I get tabular data of I-V current Locked

    10810 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    What is the meaning of "Cell Utlilization"? Locked

    6872 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Discussion

    real-time tuning simulation with transient Locked

    14421 views
    8 replies
    Latest over 4 years ago
    by threepwood06
  • Discussion

    SpectreMDL sensitivity analysis Locked

    15333 views
    8 replies
    Latest over 4 years ago
    by mihaiciortuz
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information