• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    AllegroX QUICKPLACE: how to use "PLACE BY ASSOCIATED COMPONENTS" to get decoupling capacitors of a POWER RAIL 0

    1195 views
    2 replies
    Latest 7 months ago
    by DavidJHutchins
  • Discussion

    Parasitic Extraction Failure in Quantus - Assura Locked

    294 views
    0 replies
    Started 7 months ago
    by MK202507103018
  • Suggested Answer

    Use special characters (superscripts) in Pin names 0

    1371 views
    1 reply
    Latest 7 months ago
    by TechnoBobby
  • Discussion

    Fidelity Fine Turbo Simulation on Linux: How to Set Up and Run in Sequential and Parallel Modes

    1073 views
    0 replies
    Started 7 months ago
    by Gaurav
  • Suggested Answer

    Drawing Objects - can't edit 0

    1579 views
    2 replies
    Latest 7 months ago
    by rg13
  • Discussion

    Foundation flow stylus Locked

    2645 views
    0 replies
    Started 7 months ago
    by VK20250620161
  • Suggested Answer

    Getting Error ORPSIM-15108 on trying to simulate my project 0

    2154 views
    1 reply
    Latest 7 months ago
    by rg13
  • Discussion

    I observe following error when running xrun -sv Locked

    7952 views
    9 replies
    Latest 7 months ago
    by shykat
  • Discussion

    Package Design Integrity Checks

    5813 views
    2 replies
    Latest 7 months ago
    by LQ202507138522
  • Discussion

    INNOVUS: connect internal power nets between hard macros Locked

    3013 views
    0 replies
    Started 8 months ago
    by PK202501238151
  • Discussion

    Netlisting 'config' view with SPICE source file... CDF parameter m= on symbol is not printed in netlist instance call Locked

    918 views
    2 replies
    Latest 8 months ago
    by JeffBeck
  • Discussion

    pxf or pac sampled Explanation Locked

    1908 views
    0 replies
    Started 8 months ago
    by Patrick Chang
  • Discussion

    How to copy a cline or routed trace created in APD+ into Allegro PCB Editor

    4465 views
    4 replies
    Latest 8 months ago
    by DavidJHutchins
  • Discussion

    calcVal function works during the simulation, but fails after initiating re-evaluation Locked

    3753 views
    8 replies
    Latest 8 months ago
    by A1vis
  • Suggested Answer

    Cannot remove net from Relative Delay match group 0

    7710 views
    2 replies
    Latest 8 months ago
    by lfarg
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information