• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Unable to import dxf generated from schematics Locked

    10599 views
    0 replies
    Started over 4 years ago
    by AvengerThanos
  • Discussion

    Copper covering mounting hole issue

    13258 views
    4 replies
    Latest over 4 years ago
    by jatins
  • Discussion

    Innovus - Poly alignment issue Locked

    2440 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Discussion

    Unable to plot from ADE Assembler results tab Locked

    13947 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Problem Simulating Noise Figure of Gm Cell (single Ended) Locked

    17997 views
    9 replies
    Latest over 4 years ago
    by Saj008
  • Discussion

    Edit schematic with python Locked

    13754 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    APS++ for AMS mode (NOT in spectre mode) Locked

    11547 views
    2 replies
    Latest over 4 years ago
    by RFStuff
  • Discussion

    urgent: Orcad 17.4 Allegro PCB reviewer can not open after double click Locked

    11157 views
    1 reply
    Latest over 4 years ago
    by EvanZzZ
  • Discussion

    adding Point marker using ocean or skill commands Locked

    13718 views
    4 replies
    Latest over 4 years ago
    by KiranTej
  • Discussion

    Model parameters clarity Locked

    12799 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    How can I solve the "ERROR (VIVA-9000)" ? Locked

    5704 views
    6 replies
    Latest over 4 years ago
    by ichiro
  • Discussion

    Referance and fractional spur modeling of PLL in verilog ams Locked

    12593 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    parasitic extraction on "updated" schematics Locked

    1336 views
    1 reply
    Latest over 4 years ago
    by FormerMember
  • Discussion

    Verilog AMS extracton issue Locked

    16529 views
    10 replies
    Latest over 4 years ago
    by ddkdd
  • Discussion

    Diffent component group accros different schematic Locked

    10384 views
    0 replies
    Started over 4 years ago
    by Davide98
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information