Custom IC Design

Latest Posts

Discussion

Operating Region Spec

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14981 views
Discussion

ADEXL and VerilogA

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Tobben24

2 replies • 14025 views
Discussion

Edit Object property window pops up in Minimized form.

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 15058 views
Discussion

How to change the Symbol @partName

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 19254 views
Discussion

ADE XL Bug?

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14097 views
Discussion

Reopen MC results after closing adexl

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Tobben24

2 replies • 14954 views
Discussion

Undo history cleared when saving schematic

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14925 views
Discussion

CDB2OA Dropping Layers

Category: Custom IC Design

By LanceT

$usertype
•
updated over 12 years ago by LanceT

2 replies • 13858 views
Discussion

Persistent placement of Ruler pop-up window

Category: Custom IC Design

By aSand

$usertype
•
updated over 12 years ago by aSand

2 replies • 14069 views
Discussion

Getting weff or leff Value in DC Analysis

Category: Custom IC Design

By canbaltaci

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14484 views
Discussion

Regarding PNOISE results obtained from Spectre-RF

Category: Custom IC Design

By sarfraz

$usertype
•
updated over 12 years ago by Frank Wiedmann

8 replies • 19880 views
Discussion

QRC's av_extracted view is not showing any metal layers

Category: Custom IC Design

By pavan7kumar

$usertype
•
updated over 12 years ago by berndfi

5 replies • 2908 views
Discussion

How to find floating metals or unconnected layers in layout.

Category: Custom IC Design

By hacksgen

$usertype
•
updated over 12 years ago by Alex Soyer

3 replies • 17479 views
Discussion

DEF export dropping vias

Category: Custom IC Design

By Boylestc

$usertype
•
started over 12 years ago

0 replies • 13369 views
Discussion

Parametric analysis in AMS simulator

Category: Custom IC Design

By ronaldomponte

$usertype
•
started over 12 years ago

0 replies • 13410 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.