Custom IC Design

Latest Posts

Discussion

x_count@techDerivedLayers : formal definition?

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 863 views
Discussion

How to edit dependent expression in ADEXL to represent specified corner sim result ?

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 7 years ago by Andrew Beckett

4 replies • 15846 views
Discussion

psfxl warning, what it means?

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 7 years ago by evancox10

2 replies • 17812 views
Discussion

Convert schematic to Verilog file

Category: Custom IC Design

By Myskill

$usertype
•
updated over 7 years ago by Andrew Beckett

12 replies • 33723 views
Discussion

CDF doneProc callback no longer runs.

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 7 years ago by MatthewLove

2 replies • 14141 views
Discussion

how to activate Spec Markers in ADEXL Plotting Options ?

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 7 years ago by sjwprc

4 replies • 14952 views
Discussion

Crude auto-layout SKILL to Virtuoso

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 14593 views
Discussion

Power MOSFET/IGBT in Cadence

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

3 replies • 3861 views
Discussion

NC-verilog Executable blank

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 15210 views
Discussion

Full OSSHNL error list

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

4 replies • 16773 views
Discussion

RE: Electromigration SEB flow FIT calculation

Category: Custom IC Design

By kenambo

$usertype
•
updated over 7 years ago by Saloni Chhabra

3 replies • 15542 views
Discussion

ADE Explorer Real time tuning with schematic DC annotations

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 7 years ago by MatthewLove

2 replies • 15181 views
Discussion

Spectre simulation of verilogA file

Category: Custom IC Design

By Krishnaa

$usertype
•
updated over 7 years ago by Krishnaa

4 replies • 17954 views
Discussion

eyeDiagram() vs. Measurement --> Eye Diagram trigger period

Category: Custom IC Design

By HoWei

$usertype
•
updated over 7 years ago by HoWei

2 replies • 3929 views
Discussion

Convergence problems using analogLib switch (DC simulation)

Category: Custom IC Design

By netbug

$usertype
•
updated over 7 years ago by netbug

6 replies • 21629 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.