Custom IC Design

Latest Posts

Discussion

Cadence error

Category: Custom IC Design

By JokerakaJoker

$usertype
•
updated over 13 years ago by JokerakaJoker

2 replies • 7821 views
Discussion

Assura QRC fail

Category: Custom IC Design

By mailavj

$usertype
•
updated over 13 years ago by mailavj

2 replies • 14885 views
Discussion

cascode current mirror & cascade currennt mirror

Category: Custom IC Design

By ralakhani

$usertype
•
updated over 13 years ago by Quek

1 replies • 2091 views
Discussion

How to know about correct Test Bench?

Category: Custom IC Design

By ralakhani

$usertype
•
started over 13 years ago

0 replies • 13988 views
Discussion

Managing simulation and other folders, IC6.14

Category: Custom IC Design

By Kabal

$usertype
•
updated over 13 years ago by Kabal

2 replies • 15124 views
Discussion

turning off net name display

Category: Custom IC Design

By linbo

$usertype
•
updated over 13 years ago by skillUser

5 replies • 19578 views
Discussion

spectre : plotting device parameters

Category: Custom IC Design

By swdesigner

$usertype
•
updated over 13 years ago by Andrew Beckett

8 replies • 19651 views
Discussion

*.tf or? What file was attached and what I need to attach, ASCII? *.db?

Category: Custom IC Design

By StreamCX

$usertype
•
updated over 13 years ago by Quek

1 replies • 9024 views
Discussion

Layout XL/ connectivity/ generate

Category: Custom IC Design

By StreamCX

$usertype
•
updated over 13 years ago by Quek

1 replies • 5945 views
Discussion

Automatic via placement for power grid

Category: Custom IC Design

By Wonyoung

$usertype
•
updated over 13 years ago by Wonyoung

8 replies • 17976 views
Discussion

Difference between iprobe and zero-DC-valued voltage source

Category: Custom IC Design

By xianweng

$usertype
•
updated over 13 years ago by xianweng

2 replies • 16513 views
Discussion

Mark net feature in layout

Category: Custom IC Design

By mailavj

$usertype
•
updated over 13 years ago by mailavj

8 replies • 19856 views
Discussion

Help needed changing the pin properties in layout !!

Category: Custom IC Design

By SivaChaitanya

$usertype
•
updated over 13 years ago by SivaChaitanya

4 replies • 14708 views
Discussion

Hierarchical copy of top cell

Category: Custom IC Design

By Ueue

$usertype
•
updated over 13 years ago by Quek

4 replies • 23272 views
Discussion

spectre transient analysis displays only part of the total transient time

Category: Custom IC Design

By Ueue

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14596 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.