Custom IC Design

Latest Posts

Discussion

layout dynamic selection accessibility?

Category: Custom IC Design

By yeh1

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13885 views
Discussion

import physical verilog netlist in Virtuoso

Category: Custom IC Design

By oAwad

$usertype
•
updated over 8 years ago by Andrew Beckett

5 replies • 25681 views
Discussion

Assura problems with feedthrough caps

Category: Custom IC Design

By ManuelSuarez

$usertype
•
updated over 8 years ago by ManuelSuarez

2 replies • 14107 views
Discussion

Cadence Liberate: Path delays all zero in exported of verilog models

Category: Custom IC Design

By marten

$usertype
•
updated over 8 years ago by marten

6 replies • 16678 views
Discussion

Spectre: use models on a per module basis?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 8 years ago by dontpanic

4 replies • 16908 views
Discussion

A few questions regarding using PSS for rectifier design

Category: Custom IC Design

By MenghanSun

$usertype
•
updated over 8 years ago by Andrew Beckett

5 replies • 16417 views
Discussion

Generating a bit stream in Virtuoso

Category: Custom IC Design

By oAwad

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 17237 views
Discussion

Can't open cells in hierarchical schematic in Virtuoso

Category: Custom IC Design

By oAwad

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 3859 views
Discussion

layer map file for GDS transfer to virtuoso

Category: Custom IC Design

By oAwad

$usertype
•
updated over 8 years ago by oAwad

9 replies • 31844 views
Discussion

Sweeping 2 variables (at a time) in Parametric analysis

Category: Custom IC Design

By EngrZM

$usertype
•
updated over 8 years ago by Andrew Beckett

6 replies • 27399 views
Discussion

DEFT

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 14181 views
Discussion

Setting up a jitter simulation

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 29851 views
Discussion

Performing Parasitic Extraction on a Layout which Contains an ADS Momentum Cell

Category: Custom IC Design

By canbaltaci

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 15584 views
Discussion

custom VCCS

Category: Custom IC Design

By Sali

$usertype
•
updated over 8 years ago by Andrew Beckett

4 replies • 16786 views
Discussion

Extracted simulation not working properly - netlist problem...?

Category: Custom IC Design

By cescoz

$usertype
•
updated over 8 years ago by Andrew Beckett

5 replies • 5388 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.