Custom IC Design

Latest Posts

Discussion

Use device parameters in SPECTRE simulation

Category: Custom IC Design

By dime85

$usertype
•
started over 11 years ago

0 replies • 14312 views
Discussion

using veriloga models to simulate nfets and pfets

Category: Custom IC Design

By rpanock

$usertype
•
started over 11 years ago

0 replies • 13430 views
Discussion

How to choose the operating point displayed in IC6.1.6-64b.101 ?

Category: Custom IC Design

By Chrisss

$usertype
•
updated over 11 years ago by Chrisss

2 replies • 14184 views
Discussion

recording simulation time

Category: Custom IC Design

By milind0y

$usertype
•
updated over 11 years ago by milind0y

2 replies • 14161 views
Discussion

Looking for Assura command where it uses device sizes to eliminate circuit mapping ambiguity during comparison.

Category: Custom IC Design

By RockHopper

$usertype
•
started over 11 years ago

0 replies • 13509 views
Discussion

cdb to oa conversion VIA missing

Category: Custom IC Design

By Simon87

$usertype
•
updated over 11 years ago by theopaone

7 replies • 17653 views
Discussion

How to import/export y0,y1...y3 layers along with tech-layers

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by theopaone

1 replies • 1009 views
Discussion

ViVA setting to remember waveform setup

Category: Custom IC Design

By apple419

$usertype
•
updated over 11 years ago by apple419

3 replies • 17808 views
Discussion

How to align 45-degree edges?

Category: Custom IC Design

By DesmondLiu

$usertype
•
updated over 11 years ago by DesmondLiu

2 replies • 14048 views
Discussion

Positioning the instances in Layout editor by using SKILL

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by Andrew Beckett

34 replies • 35886 views
Discussion

IC 6.1.6, ADE XL: Calculating scalar after the sweep using expression in Output tab

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 11 years ago by FormerMember

2 replies • 4117 views
Discussion

Can no plot signals during Monte-Carlo tran simulation

Category: Custom IC Design

By Ozgur

$usertype
•
updated over 11 years ago by Tshun Kiat

6 replies • 17279 views
Discussion

Pnoise analysis

Category: Custom IC Design

By Jithin

$usertype
•
updated over 11 years ago by benlau

11 replies • 20289 views
Discussion

Creating symbol in schematic composer with @cellName NOT @partName

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by RFStuff

2 replies • 15563 views
Discussion

Error while importing .gds in cadence IC 6.16

Category: Custom IC Design

By radiowaves

$usertype
•
updated over 11 years ago by Andrew Beckett

6 replies • 17641 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.