• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Strange behavior of traponly method (MMSIM/SpectreRF)

    Category: Custom IC Design

    By norrin

    $usertype

    •

    updated over 12 years ago by Frank Wiedmann

    2 replies • 12115 views
  • Discussion

    issue with (* cds_inherited_parameter *)

    Category: Custom IC Design

    By Fabb

    $usertype

    •

    updated over 12 years ago by Fabb

    4 replies • 15624 views
  • Discussion

    How to use calculator to process a set of curves in wavescan

    Category: Custom IC Design

    By bjstroll

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 16306 views
  • Discussion

    Extraction AS/AD in Assura RCX

    Category: Custom IC Design

    By TiNat

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 852 views
  • Discussion

    ocean -nograph error

    Category: Custom IC Design

    By nigam214

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    6 replies • 3989 views
  • Discussion

    During pcell evaluation in Assura LVS, is there a way to get cellview database information ?

    Category: Custom IC Design

    By windowsdee

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 13790 views
  • Discussion

    LVS on a layout imported from Encounter versus the Physical Verilog netlist

    Category: Custom IC Design

    By Kabal

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    14 replies • 26032 views
  • Discussion

    Verilog-A parser and HSPICE

    Category: Custom IC Design

    By The Setlaz

    $usertype

    •

    updated over 12 years ago by The Setlaz

    7 replies • 17623 views
  • Discussion

    ADE-XL graphical outputs accessed from Skill

    Category: Custom IC Design

    By AxelS

    $usertype

    •

    updated over 12 years ago by AxelS

    3 replies • 14435 views
  • Discussion

    Transient simulation display time issue !

    Category: Custom IC Design

    By isazulkc

    $usertype

    •

    updated over 12 years ago by isazulkc

    1 replies • 14257 views
  • Discussion

    Using layout-only (physical) instances in Virtuoso XL

    Category: Custom IC Design

    By Lynks

    $usertype

    •

    updated over 12 years ago by Lynks

    4 replies • 19230 views
  • Discussion

    IC615 installation question

    Category: Custom IC Design

    By Octavian

    $usertype

    •

    updated over 12 years ago by Octavian

    2 replies • 15408 views
  • Discussion

    Verilog design in Cadence

    Category: Custom IC Design

    By kenambo

    $usertype

    •

    updated over 12 years ago by Sali

    6 replies • 22638 views
  • Discussion

    Analog-Env Sim Error

    Category: Custom IC Design

    By tempVar

    $usertype

    •

    updated over 12 years ago by tempVar

    5 replies • 16093 views
  • Discussion

    How to calculate THD using calculator?

    Category: Custom IC Design

    By greatqs

    $usertype

    •

    updated over 12 years ago by FormerMember

    7 replies • 20584 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information