Custom IC Design

Latest Posts

Discussion

plotting waveVsWave across corner+global variable sweep in ADEXL

Category: Custom IC Design

By dzakharian

$usertype
•
started over 5 years ago

0 replies • 1500 views
Discussion

double tail comparator input refered offset voltage measured using cadence

Category: Custom IC Design

By nkataria

$usertype
•
updated over 5 years ago by sypetre

8 replies • 19446 views
Discussion

Spectre S-parameter analysis

Category: Custom IC Design

By cADEUser

$usertype
•
updated over 5 years ago by Andrew Beckett

12 replies • 38969 views
Discussion

How do I load parametric analysis results in ADE L again to plot

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 5 years ago by Nader Fathy

4 replies • 19118 views
Discussion

Export Netlist with VerilogA subblock when there is no ADE license

Category: Custom IC Design

By quyleanh

$usertype
•
updated over 5 years ago by quyleanh

8 replies • 17272 views
Discussion

fsdb to pwl

Category: Custom IC Design

By KOTB

$usertype
•
updated over 5 years ago by Andrew Beckett

4 replies • 19090 views
Discussion

Unreadable font in cdshelp

Category: Custom IC Design

By SharksFan

$usertype
•
updated over 5 years ago by LukeAndrew

11 replies • 20389 views
Discussion

How to access Metal enclosures over Via

Category: Custom IC Design

By Utkarsh03

$usertype
•
started over 5 years ago

0 replies • 14003 views
Discussion

Display Instance name in Layout

Category: Custom IC Design

By KishanCh

$usertype
•
updated over 5 years ago by Andrew Beckett

6 replies • 19360 views
Discussion

Porting a design from one technology to another (even the finished layout)

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 5 years ago by Andrew Beckett

4 replies • 4689 views
Discussion

Worst case delay measurement

Category: Custom IC Design

By Aalelai

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 16700 views
Discussion

Unwrap a waveform

Category: Custom IC Design

By debaabed

$usertype
•
updated over 5 years ago by debaabed

7 replies • 19680 views
Discussion

How do I sweep a simulator option parameter (gmin, vabstol, rforce,...) in ADE Explorer / XL?

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 16112 views
Discussion

Flicker noise in switched-bias pMOS

Category: Custom IC Design

By GiuseppeICL

$usertype
•
updated over 5 years ago by FormerMember

4 replies • 16529 views
Discussion

Some GUI windows fail to launch in Virtuoso

Category: Custom IC Design

By imcostanzo

$usertype
•
updated over 5 years ago by imcostanzo

2 replies • 16217 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.