Custom IC Design

Latest Posts

Discussion

CCVS in subckt probing one level up?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 8 years ago by drdanmc

2 replies • 14819 views
Discussion

very long bit pattern for vbit source

Category: Custom IC Design

By Zitty

$usertype
•
updated over 8 years ago by Andrew Beckett

13 replies • 38732 views
Discussion

virtuoso won't start -- core dumps

Category: Custom IC Design

By KKimber

$usertype
•
updated over 8 years ago by KKimber

2 replies • 3612 views
Discussion

Physical verification system menu is not working properly

Category: Custom IC Design

By anandmohan

$usertype
•
updated over 8 years ago by Marben

4 replies • 16145 views
Discussion

How do I override irunArgs being set by the ADE state when using runams?

Category: Custom IC Design

By feory

$usertype
•
updated over 8 years ago by Adam Daniels

3 replies • 15170 views
Discussion

unable to load .sdb file

Category: Custom IC Design

By syafiq

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 16506 views
Discussion

How to know that ALL MOS are in saturaion region by running ocean script?

Category: Custom IC Design

By MOSMOS

$usertype
•
updated over 8 years ago by Andrew Beckett

10 replies • 18634 views
Discussion

APS, Multi-threading, High-Performance Simulation...

Category: Custom IC Design

By aditeman

$usertype
•
updated over 8 years ago by lartola

11 replies • 32667 views
Discussion

LVS without schematic

Category: Custom IC Design

By Julien Terrier

$usertype
•
updated over 8 years ago by Andrew Beckett

8 replies • 19522 views
Discussion

cds_get_analog_value for inherited connection

Category: Custom IC Design

By nthoangga

$usertype
•
started over 8 years ago

0 replies • 13709 views
Discussion

Passing different CDF parameters values to instance arrays

Category: Custom IC Design

By pacikk

$usertype
•
updated over 8 years ago by pacikk

2 replies • 15410 views
Discussion

Any way to format the print statement in spice?

Category: Custom IC Design

By RK56

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 16769 views
Discussion

Help in HB Simulation in an autonomous circuit with driving signal input.

Category: Custom IC Design

By Abdhkamal

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14897 views
Discussion

Solved: binary counter in VerilogA with programmable stepsize

Category: Custom IC Design

By Clidre

$usertype
•
updated over 8 years ago by vijaykpd

4 replies • 26723 views
Discussion

RelXpert Error with intermediate file input.p1

Category: Custom IC Design

By PatriciaG

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14017 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.