Custom IC Design

Latest Posts

Discussion

Simulation of an inverter using FinFETs

Category: Custom IC Design

By pradeep22

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 15348 views
Discussion

What does such sign mean in the data view

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 5 years ago by sjwprc

3 replies • 14125 views
Discussion

Unable to attach technology library?

Category: Custom IC Design

By emax

$usertype
•
updated over 5 years ago by Andrew Beckett

7 replies • 21417 views
Discussion

GPDK045

Category: Custom IC Design

By analogy

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 18056 views
Discussion

DSPF file disregard in extracted simulation

Category: Custom IC Design

By ZoltanT

$usertype
•
updated over 5 years ago by ZoltanT

7 replies • 24719 views
Discussion

Compare two LEF files

Category: Custom IC Design

By Sherl

$usertype
•
updated over 5 years ago by Sherl

4 replies • 16969 views
Discussion

How to properly shutdown virtuoso?

Category: Custom IC Design

By chaujohnthan

$usertype
•
updated over 5 years ago by chaujohnthan

4 replies • 19110 views
Discussion

Spectre: is it possible to specify initial conditions for DSPF blocks?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 5 years ago by dontpanic

2 replies • 15931 views
Discussion

Determining the sings for the DC Operating Points in ADE XL

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 5 years ago by wgtkan

2 replies • 14679 views
Discussion

Global net name mapping for spectre netlist

Category: Custom IC Design

By Amar Kumar

$usertype
•
updated over 5 years ago by Amar Kumar

2 replies • 15762 views
Discussion

Calculator stack--swap? dup?

Category: Custom IC Design

By smiff

$usertype
•
updated over 5 years ago by smiff

4 replies • 1683 views
Discussion

EvalType in Cadence ADEXL

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 16291 views
Discussion

error during creating the netlist from layout using 45nm technolgy

Category: Custom IC Design

By vinod joshi

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 22840 views
Discussion

FreePDK15 setup/layout problem

Category: Custom IC Design

By Greeny

$usertype
•
updated over 5 years ago by Andrew Beckett

4 replies • 2939 views
Discussion

current measure statement

Category: Custom IC Design

By wbsm

$usertype
•
updated over 5 years ago by wbsm

2 replies • 15559 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.