Custom IC Design

Latest Posts

Discussion

Why doing overunder without GROW increases HPN/FPN values?

Category: Custom IC Design

By dummyfill

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 1333 views
Discussion

how to overwrite veriloga code in cadence

Category: Custom IC Design

By black tea

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 14739 views
Discussion

Monte Carlo simulation for device mismatch

Category: Custom IC Design

By sdineshkumar

$usertype
•
updated over 9 years ago by Andrew Beckett

18 replies • 30317 views
Discussion

pnoise broken?

Category: Custom IC Design

By itos

$usertype
•
started over 9 years ago

0 replies • 13369 views
Discussion

Defining a VerilogA function in C-code referring to several shared libraries

Category: Custom IC Design

By Herge

$usertype
•
updated over 9 years ago by Herge

1 replies • 13977 views
Discussion

Large Scale Simulation

Category: Custom IC Design

By HS88

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13898 views
Discussion

SFDR in Cadence

Category: Custom IC Design

By black tea

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14621 views
Discussion

Some parameters not appearing in "vsin" source from AnalogLib

Category: Custom IC Design

By jdp721

$usertype
•
updated over 9 years ago by jdp721

2 replies • 3187 views
Discussion

Is NeoCell a standalone product? Can it exist without Virtuoso?

Category: Custom IC Design

By Anonymous

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14187 views
Discussion

Loading corner sim results for sims run using Ocean script for Cadence IC 6.1.6

Category: Custom IC Design

By ag2888

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 14692 views
Discussion

Large signal SNR with transient noise analysis

Category: Custom IC Design

By JoHi

$usertype
•
updated over 9 years ago by JoHi

3 replies • 15861 views
Discussion

Run RCX Problems

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14299 views
Discussion

Verilog-A 2**integer yields wrong value

Category: Custom IC Design

By AlbertoGS

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 4107 views
Discussion

ADE-XL: How to force individual result directories for each Monte Carlo point?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 9 years ago by Andrew Beckett

24 replies • 29588 views
Discussion

What is the difference between Id and Ids notation in result browser

Category: Custom IC Design

By syafiq

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 18693 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.