Custom IC Design

Latest Posts

Discussion

Cadence hierarchy editor, view to use

Category: Custom IC Design

By gsimard

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 16235 views
Discussion

Have you found the .Xdefaults settings to change the background colors in IC6.1?

Category: Custom IC Design

By Michael Robinson

$usertype
•
updated over 15 years ago by chanakaya

4 replies • 15084 views
Discussion

IC5.1.41 and IC6.1.3

Category: Custom IC Design

By pecola

$usertype
•
updated over 15 years ago by Quek

1 replies • 14210 views
Discussion

Have device connectivity added as an include?

Category: Custom IC Design

By SharksFan

$usertype
•
updated over 15 years ago by ritterp

8 replies • 16833 views
Discussion

Orderly use of Constraint Manager In Vituoso ?

Category: Custom IC Design

By Giora Karni

$usertype
•
updated over 15 years ago by Quek

1 replies • 15602 views
Discussion

Generating S-parameters 8-port Sch from netlist

Category: Custom IC Design

By archive

$usertype
•
updated over 15 years ago by Quek

1 replies • 14806 views
Discussion

LVS error

Category: Custom IC Design

By Sambhav

$usertype
•
updated over 15 years ago by Quek

4 replies • 20229 views
Discussion

sync corners tool output with ADE outputs

Category: Custom IC Design

By MarkSummers

$usertype
•
updated over 15 years ago by Andrew Beckett

7 replies • 16773 views
Discussion

vbit source in analogLib

Category: Custom IC Design

By Desgn

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 20109 views
Discussion

ISQED2011 Call for Papers

Category: Custom IC Design

By SVTI

$usertype
•
started over 15 years ago

0 replies • 13253 views
Discussion

setting the common mode input

Category: Custom IC Design

By ANTDES21

$usertype
•
started over 15 years ago

0 replies • 13887 views
Discussion

LVS Inverter

Category: Custom IC Design

By Anish7015

$usertype
•
updated over 15 years ago by Andrew Beckett

4 replies • 18270 views
Discussion

abstract generator resolution setting?

Category: Custom IC Design

By Jihoon

$usertype
•
updated over 15 years ago by Jihoon

2 replies • 14353 views
Discussion

Parasitic EXtraction of an interconnect capacitance

Category: Custom IC Design

By Ueue

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 14579 views
Discussion

How to speed up verilog ams?

Category: Custom IC Design

By Wing2

$usertype
•
updated over 15 years ago by Quek

1 replies • 14228 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.