Custom IC Design

Latest Posts

Discussion

VerilogA module instance parameter override weird behavior

Category: Custom IC Design

By AAbdelRahman

$usertype
•
updated over 4 years ago by AAbdelRahman

7 replies • 14704 views
Discussion

Thermal noise modeling

Category: Custom IC Design

By mahdiee86

$usertype
•
updated over 4 years ago by Andrew Beckett

5 replies • 13829 views
Discussion

Assembler-4040 Failed to fetch results from Matlab script

Category: Custom IC Design

By Brad RFeng

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 9949 views
Discussion

Maestro file become very large

Category: Custom IC Design

By delgsy

$usertype
•
updated over 4 years ago by delgsy

2 replies • 10770 views
Discussion

Multipart Path Dependent Separation and Multiple Master Paths

Category: Custom IC Design

By Kevin Buck

$usertype
•
updated over 4 years ago by Kevin Buck

4 replies • 11828 views
Discussion

5 Terminal MOSFET to exploit the Bipolar Operation of MOSFET

Category: Custom IC Design

By Zahid1234

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11076 views
Discussion

Verilog-A Parser shows an error but simulation runs successfully with 0 errors

Category: Custom IC Design

By ElZorro

$usertype
•
updated over 4 years ago by ElZorro

2 replies • 13449 views
Discussion

Conditional netlisting of instance depending on CDF parameter value

Category: Custom IC Design

By JackCadnece

$usertype
•
updated over 4 years ago by JackCadnece

2 replies • 10746 views
Discussion

Liberate - Constraint search failed

Category: Custom IC Design

By iamKarthikBK

$usertype
•
updated over 4 years ago by iamKarthikBK

4 replies • 2774 views
Discussion

How to query the Assembler results database for an evaluated expression?

Category: Custom IC Design

By Brad RFeng

$usertype
•
updated over 4 years ago by Andrew Beckett

5 replies • 12299 views
Discussion

user defined parameter in dynamic parameter transient simulation

Category: Custom IC Design

By GirishW

$usertype
•
updated over 4 years ago by GirishW

2 replies • 13769 views
Discussion

Moving average offset in verilogA

Category: Custom IC Design

By jorgevdelacruzN

$usertype
•
updated over 4 years ago by slim15

2 replies • 14700 views
Discussion

Layout Instantiation shows a line

Category: Custom IC Design

By amssshubham

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 9678 views
Discussion

print montecarlo correlation table

Category: Custom IC Design

By Michael Figueiredo

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 10376 views
Discussion

How to point to a CDL netlist in my config view

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11207 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.