Custom IC Design

Latest Posts

Discussion

Assura LVS SYNTAX ERROR

Category: Custom IC Design

By Zdeno
•
updated over 10 years ago by Andrew Beckett

3 replies • 13690 views
Discussion

Use of array inside a loop in SPECTRE

Category: Custom IC Design

By wang159
•
updated over 10 years ago by Andrew Beckett

1 replies • 13765 views
Discussion

How to remove Nets (guide lines) by wires (paths) in layout (virtuoso)?

Category: Custom IC Design

By Majid Rafei
•
updated over 10 years ago by Majid Rafei

2 replies • 16624 views
Discussion

Delete all wires and vias

Category: Custom IC Design

By Majid Rafei
•
updated over 10 years ago by Majid Rafei

2 replies • 15215 views
Discussion

Link matlab to cadence

Category: Custom IC Design

By syafiq
•
updated over 10 years ago by Andrew Beckett

1 replies • 13189 views
Discussion

Can you change what corners are run, in OCEANXL, and then run other trimmed tests?

Category: Custom IC Design

By MarkGr15
•
updated over 10 years ago by Andrew Beckett

1 replies • 12724 views
Discussion

Spectre and Simulink cosimulation - Problem on defining cosimulation inputs

Category: Custom IC Design

By Milad M
•
updated over 10 years ago by Andrew Beckett

5 replies • 1958 views
Discussion

Model Names In Extraction View

Category: Custom IC Design

By hoodskier
•
updated over 10 years ago by hoodskier

2 replies • 13299 views
Discussion

Coordinates of the Gates of MOS Devices on the Layout

Category: Custom IC Design

By baltacican
•
updated over 10 years ago by Andrew Beckett

1 replies • 12787 views
Discussion

stb analysis in extracted netlist

Category: Custom IC Design

By uzzymoh
•
updated over 10 years ago by uzzymoh

3 replies • 15689 views
Discussion

Equality operators in Spectre

Category: Custom IC Design

By svcher
•
updated over 10 years ago by svcher

4 replies • 14073 views
Discussion

Capacitor wrap symbol

Category: Custom IC Design

By blyant
•
updated over 10 years ago by Andrew Beckett

1 replies • 13150 views
Discussion

which command can set the ADE environment swith view list and stop view list?

Category: Custom IC Design

By imagesensor123
•
updated over 10 years ago by Andrew Beckett

13 replies • 20487 views
Discussion

ERROR (SFE-390)?

Category: Custom IC Design

By ttwee
•
updated over 10 years ago by Andrew Beckett

1 replies • 12752 views
Discussion

missing terminals in extracted netlist

Category: Custom IC Design

By PirateKing2008
•
updated over 10 years ago by Andrew Beckett

3 replies • 18175 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.