Custom IC Design

Latest Posts

Discussion

ADE Assembler: Strange corner GUI observations

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

2 replies • 9179 views
Discussion

NO CC in PEX for fringe capacitance (the same as MOM)

Category: Custom IC Design

By lowENC

$usertype
•
updated over 3 years ago by lowENC

2 replies • 10785 views
Discussion

CAN THE DIFFUSION REGION EXCEED THE PR BOUNDARY IN HEIGHT?

Category: Custom IC Design

By Aditya Karthik

$usertype
•
started over 3 years ago

0 replies • 8096 views
Discussion

Adexl - auto locking Interactive when run finishes

Category: Custom IC Design

By firebolt

$usertype
•
updated over 3 years ago by firebolt

9 replies • 3832 views
Discussion

Schematic Navigator - cell list hierarchy is displaying like flattened post layout format

Category: Custom IC Design

By firebolt

$usertype
•
updated over 3 years ago by firebolt

6 replies • 2995 views
Discussion

Adexl Interactive - disable appending number to already renamed job

Category: Custom IC Design

By firebolt

$usertype
•
updated over 3 years ago by firebolt

2 replies • 1474 views
Discussion

Extending a tran sim?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by Andrew Beckett

9 replies • 13974 views
Discussion

Shortcut to Open Layout View of Currently Open Cell in New Tab

Category: Custom IC Design

By sgcad

$usertype
•
updated over 3 years ago by sgcad

6 replies • 11765 views
Discussion

ADE maestro results table: How can I filter out empty cells?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

2 replies • 9713 views
Discussion

Power and delay of digital circuits using cadence

Category: Custom IC Design

By Aswathyn

$usertype
•
updated over 3 years ago by Aswathyn

5 replies • 12487 views
Discussion

passing global variable to ADE output

Category: Custom IC Design

By TommasoF

$usertype
•
updated over 3 years ago by TommasoF

12 replies • 16002 views
Discussion

Assembler: Can't use VAR() in output expression when EvalType is sweeps, all i.e. not point

Category: Custom IC Design

By ayayla

$usertype
•
updated over 3 years ago by ayayla

2 replies • 1873 views
Discussion

Display two area of a tran sim simultaneously?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

4 replies • 9081 views
Discussion

Can I hide the gray rows in output results table?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 9862 views
Discussion

How to plot temperature vs time in Viva?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

4 replies • 10798 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.