Custom IC Design

Latest Posts

Discussion

Timestamp.....

Category: Custom IC Design

By pham777

$usertype
•
updated over 12 years ago by aflex

2 replies • 13988 views
Discussion

Reading a data file in Veriloga code

Category: Custom IC Design

By Sali

$usertype
•
updated over 12 years ago by Sali

4 replies • 18238 views
Discussion

help on using diode model in Spectre simulation

Category: Custom IC Design

By apple419

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 18274 views
Discussion

saving verilog-a triggers compilation instead of just syntax check

Category: Custom IC Design

By danmc

$usertype
•
updated over 12 years ago by danmc

2 replies • 14216 views
Discussion

sweep variable "bs" in hb, then use VAR("bs") in output expression, not plot in ADEXL

Category: Custom IC Design

By Taoni

$usertype
•
updated over 12 years ago by Andrew Beckett

6 replies • 7641 views
Discussion

Strange behavior of traponly method (MMSIM/SpectreRF)

Category: Custom IC Design

By norrin

$usertype
•
updated over 12 years ago by Frank Wiedmann

2 replies • 12041 views
Discussion

issue with (* cds_inherited_parameter *)

Category: Custom IC Design

By Fabb

$usertype
•
updated over 12 years ago by Fabb

4 replies • 15517 views
Discussion

How to use calculator to process a set of curves in wavescan

Category: Custom IC Design

By bjstroll

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 16214 views
Discussion

Extraction AS/AD in Assura RCX

Category: Custom IC Design

By TiNat

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 844 views
Discussion

ocean -nograph error

Category: Custom IC Design

By nigam214

$usertype
•
updated over 12 years ago by Andrew Beckett

6 replies • 3960 views
Discussion

During pcell evaluation in Assura LVS, is there a way to get cellview database information ?

Category: Custom IC Design

By windowsdee

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13717 views
Discussion

LVS on a layout imported from Encounter versus the Physical Verilog netlist

Category: Custom IC Design

By Kabal

$usertype
•
updated over 12 years ago by Andrew Beckett

14 replies • 25813 views
Discussion

Verilog-A parser and HSPICE

Category: Custom IC Design

By The Setlaz

$usertype
•
updated over 12 years ago by The Setlaz

7 replies • 17503 views
Discussion

ADE-XL graphical outputs accessed from Skill

Category: Custom IC Design

By AxelS

$usertype
•
updated over 12 years ago by AxelS

3 replies • 14327 views
Discussion

Transient simulation display time issue !

Category: Custom IC Design

By isazulkc

$usertype
•
updated over 12 years ago by isazulkc

1 replies • 14176 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.