Custom IC Design

Latest Posts

Discussion

LEF generated with non-used layer info

Category: Custom IC Design

By RuihW
•
started over 1 year ago

0 replies • 3932 views
Discussion

Assembler Global Optimization

Category: Custom IC Design

By sram17
•
updated over 1 year ago by sram17

1 replies • 4200 views
Discussion

Device Check Asserts that only apply within a specific time window

Category: Custom IC Design

By dconnern33
•
started over 1 year ago

0 replies • 4272 views
Discussion

input-referred noise measurement issue

Category: Custom IC Design

By engmsalik321
•
updated over 1 year ago by Andrew Beckett

4 replies • 6675 views
Discussion

ASU 7nm installation in Cadence Virtuoso

Category: Custom IC Design

By samanway
•
updated over 1 year ago by Andrew Beckett

1 replies • 4290 views
Discussion

how to write log while using features of Advanced Optimization ?

Category: Custom IC Design

By Monarch03116
•
updated over 1 year ago by Andrew Beckett

1 replies • 3934 views
Discussion

Parametric Analysis Maestro

Category: Custom IC Design

By AghilesD
•
updated over 1 year ago by Frank Wiedmann

1 replies • 5169 views
Discussion

Mapping the net names of schematic netlist and layout netlist

Category: Custom IC Design

By DEEPWATER
•
updated over 1 year ago by Shawn Daniel Rodrigues

2 replies • 5262 views
Discussion

Temperature simulation in ADE Explorer/Assembler

Category: Custom IC Design

By TzuYun Chang
•
updated over 1 year ago by DomiHammerfall

1 replies • 1696 views
Discussion

spefcheck for caliber pex file

Category: Custom IC Design

By NXPMaheshwar
•
updated over 1 year ago by NXPMaheshwar

4 replies • 4742 views
Discussion

Calling a C function from Verilog-A that involves ddt

Category: Custom IC Design

By mfkasim1
•
updated over 1 year ago by Andrew Beckett

1 replies • 4293 views
Discussion

Joules Power Calculator v22.1 lecture pdf is unavaliable

Category: Custom IC Design

By AndyWangsh
•
updated over 1 year ago by Andrew Beckett

1 replies • 3839 views
Discussion

Different number of ports in NPORT and S-parameter file

Category: Custom IC Design

By Aldo3
•
updated over 1 year ago by Aldo3

3 replies • 4343 views
Discussion

Ocean script not converging in transient simulation

Category: Custom IC Design

By milind0z
•
updated over 1 year ago by milind0z

7 replies • 5254 views
Discussion

Virtuoso ADE Assembler - expression evaluation error: *Error* eval: undefined function - ciwMenuInit

Category: Custom IC Design

By dr3patel
•
updated over 1 year ago by Andrew Beckett

4 replies • 4343 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.