Custom IC Design

Latest Posts

Discussion

How to disable 1/f noise in Xcelium AMS simulation

Category: Custom IC Design

By SpiceMonkey
•
updated over 1 year ago by Andrew Beckett

1 replies • 537 views
Discussion

How do I view spectre results (trn/sst2) with simvision or viva?

Category: Custom IC Design

By SteffenLGF
•
updated over 1 year ago by Andrew Beckett

1 replies • 585 views
Discussion

Launching skill code from outside CIW

Category: Custom IC Design

By supriyo1985
•
updated over 1 year ago by supriyo1985

2 replies • 3291 views
Discussion

Understanding Jee Measurement

Category: Custom IC Design

By FPMKh
•
updated over 1 year ago by FPMKh

2 replies • 3532 views
Discussion

Weird negative voltage dip when charging capacitor to high voltage via a PMOS

Category: Custom IC Design

By Yaohua2024
•
updated over 1 year ago by Yaohua2024

1 replies • 2979 views
Discussion

WARNING (SPECTRE-16941): A floating-point exception occurred during device loading. Check the device model for any possible [...]

Category: Custom IC Design

By MikeA
•
updated over 1 year ago by Andrew Beckett

1 replies • 3110 views
Discussion

Spectre simulation terminated after S-parameter fitting.

Category: Custom IC Design

By Seungwoo Kang
•
updated over 1 year ago by Andrew Beckett

2 replies • 3614 views
Discussion

Turn off date and time display in waveform window

Category: Custom IC Design

By RuihW
•
updated over 1 year ago by Andrew Beckett

2 replies • 2947 views
Discussion

Re-evaluate button

Category: Custom IC Design

By RomanK
•
updated over 1 year ago by Andrew Beckett

1 replies • 2815 views
Discussion

Plotting Parametric Monte Carlo Simulation Result

Category: Custom IC Design

By ranaya
•
updated over 1 year ago by Andrew Beckett

4 replies • 3759 views
Discussion

Related to "How to specify phase noise as an instance parameter in spectre sources (e.g. vsource, isource, port)"

Category: Custom IC Design

By mzn ehv
•
updated over 1 year ago by Andrew Beckett

4 replies • 1421 views
Discussion

Can I use a variable for number of iterated instances

Category: Custom IC Design

By BillH314
•
updated over 1 year ago by Andrew Beckett

4 replies • 3478 views
Discussion

VSR: check_routability command in TCL script runs for more than one day on a small design

Category: Custom IC Design

By MARTH0401
•
started over 1 year ago

0 replies • 2839 views
Discussion

an error when trying to create verilog cellview in virtuoso

Category: Custom IC Design

By ZG202408127156
•
updated over 1 year ago by ZG202408127156

2 replies • 3279 views
Discussion

Copying a maestro assembler setup

Category: Custom IC Design

By MikeA
•
updated over 1 year ago by Frank Wiedmann

1 replies • 3134 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.