Custom IC Design

Latest Posts

Discussion

illegal connection CAD warning message

Category: Custom IC Design

By Senan

$usertype
•
started over 4 years ago

0 replies • 10958 views
Discussion

"ncelab: *E,CUVPOM " Errors... is invalid or has multiple connections

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 8783 views
Discussion

Issues in using a Verilog-A output as input to a Verilog-AMS block

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 4 years ago by Andrew Beckett

2 replies • 13014 views
Discussion

LVS fails "nothing in layout"

Category: Custom IC Design

By nicola91it

$usertype
•
updated over 4 years ago by Reyvandi

4 replies • 8060 views
Discussion

issue in launching Technology file manager

Category: Custom IC Design

By skillEater

$usertype
•
updated over 4 years ago by Andrew Beckett

4 replies • 11278 views
Discussion

Define 2D parameter array in Verilog-A

Category: Custom IC Design

By rhanna

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 14271 views
Discussion

export and import in cadence

Category: Custom IC Design

By Farnaz

$usertype
•
updated over 4 years ago by Andrew Beckett

2 replies • 12242 views
Discussion

Declaration, Initialization and shifting real type arrays in VerilogAMS

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 4 years ago by Andrew Beckett

5 replies • 14323 views
Discussion

Thermometer code

Category: Custom IC Design

By sidm

$usertype
•
updated over 4 years ago by sidm

6 replies • 18511 views
Discussion

How to use version control in IC615?

Category: Custom IC Design

By dogrush

$usertype
•
updated over 4 years ago by KonradMa

10 replies • 21261 views
Discussion

Accessing design variables in parametric set sweeps

Category: Custom IC Design

By Naci

$usertype
•
updated over 4 years ago by Naci

4 replies • 12249 views
Discussion

Can't probe terminal currents from symbols in PDK

Category: Custom IC Design

By mikewu

$usertype
•
updated over 4 years ago by Andrew Beckett

7 replies • 3644 views
Discussion

AMS simulation using smartview extraction

Category: Custom IC Design

By HasanArd

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 14698 views
Discussion

CAS Incomplete Net problem

Category: Custom IC Design

By Senan

$usertype
•
updated over 4 years ago by Senan

4 replies • 12992 views
Discussion

Import logo to Virtuoso schematic Editor

Category: Custom IC Design

By Richardv

$usertype
•
updated over 4 years ago by Pedro Cardoso

6 replies • 18106 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.