Custom IC Design

Latest Posts

Discussion

multiple vector files to run on same setup

Category: Custom IC Design

By Satendra

$usertype
•
updated over 14 years ago by Satendra

2 replies • 13672 views
Discussion

Parasitic annotation and simulation using the sbaLib devices

Category: Custom IC Design

By KMan2011

$usertype
•
started over 14 years ago

0 replies • 13536 views
Discussion

IC 6.1.3 Licence ChekOut and CheckIn

Category: Custom IC Design

By Satya

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 15229 views
Discussion

lvsIgnore, netlistIgnore

Category: Custom IC Design

By FrankOpteynde

$usertype
•
updated over 14 years ago by skillUser

1 replies • 16500 views
Discussion

Netlisting parasitics as sub-circuit

Category: Custom IC Design

By analogmatch

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 13817 views
Discussion

Skill

Category: Custom IC Design

By SarathKumarG

$usertype
•
updated over 14 years ago by Andrew Beckett

9 replies • 16408 views
Discussion

hypertext viewfile skill question

Category: Custom IC Design

By linbo

$usertype
•
updated over 14 years ago by Andrew Beckett

6 replies • 16044 views
Discussion

Problem with Wavescan on IC5141

Category: Custom IC Design

By misscmos

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 13784 views
Discussion

GDS stream-in flow drops my prBoundary layer?

Category: Custom IC Design

By mikemcmanus

$usertype
•
started over 14 years ago

0 replies • 13802 views
Discussion

CDL resistor value different the schematic

Category: Custom IC Design

By rdohanyos

$usertype
•
updated over 14 years ago by skillUser

3 replies • 14898 views
Discussion

Expanded devices

Category: Custom IC Design

By Analog layout

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 14533 views
Discussion

skill syntax

Category: Custom IC Design

By SarathKumarG

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 13741 views
Discussion

buffer or soure follower (common drain)

Category: Custom IC Design

By imagesensor123

$usertype
•
updated over 14 years ago by arapsc

1 replies • 14926 views
Discussion

vbit pattern data

Category: Custom IC Design

By moralope

$usertype
•
started over 14 years ago

0 replies • 14429 views
Discussion

Can't create devices in layout using pycells

Category: Custom IC Design

By edbewald

$usertype
•
updated over 14 years ago by edbewald

5 replies • 2712 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.