Custom IC Design

Latest Posts

Discussion

How to load my configeration files from my working directory not home directory

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by wgtkan

4 replies • 19435 views
Discussion

Doubt regarding layout gpdk 45nm

Category: Custom IC Design

By madhusudha

$usertype
•
updated over 12 years ago by theopaone

2 replies • 19738 views
Discussion

Cadence waveform viewer display error

Category: Custom IC Design

By likelike

$usertype
•
updated over 12 years ago by likelike

2 replies • 16356 views
Discussion

Operating Region Spec

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15167 views
Discussion

ADEXL and VerilogA

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Tobben24

2 replies • 14192 views
Discussion

Edit Object property window pops up in Minimized form.

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 15232 views
Discussion

How to change the Symbol @partName

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 19429 views
Discussion

ADE XL Bug?

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14264 views
Discussion

Reopen MC results after closing adexl

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Tobben24

2 replies • 15137 views
Discussion

Undo history cleared when saving schematic

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15084 views
Discussion

CDB2OA Dropping Layers

Category: Custom IC Design

By LanceT

$usertype
•
updated over 12 years ago by LanceT

2 replies • 14013 views
Discussion

Persistent placement of Ruler pop-up window

Category: Custom IC Design

By aSand

$usertype
•
updated over 12 years ago by aSand

2 replies • 14227 views
Discussion

Getting weff or leff Value in DC Analysis

Category: Custom IC Design

By canbaltaci

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14644 views
Discussion

Regarding PNOISE results obtained from Spectre-RF

Category: Custom IC Design

By sarfraz

$usertype
•
updated over 12 years ago by Frank Wiedmann

8 replies • 20130 views
Discussion

QRC's av_extracted view is not showing any metal layers

Category: Custom IC Design

By pavan7kumar

$usertype
•
updated over 12 years ago by berndfi

5 replies • 3015 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.