Custom IC Design

Latest Posts

Discussion

Unable to create ROD shapes in Layout

Category: Custom IC Design

By Jameel

$usertype
•
updated over 14 years ago by Jameel

2 replies • 14234 views
Discussion

Diamond shape in the center of standardViaDefs device

Category: Custom IC Design

By dNora

$usertype
•
started over 14 years ago

0 replies • 13653 views
Discussion

Problem in layout with new cadence

Category: Custom IC Design

By MariaOtz

$usertype
•
updated over 14 years ago by MariaOtz

2 replies • 14109 views
Discussion

how to fix "No DC path from node `gnd!' to ground"

Category: Custom IC Design

By asd1815

$usertype
•
started over 14 years ago

0 replies • 5576 views
Discussion

A question about displaying opPoints information ...?

Category: Custom IC Design

By Prabhu The ICL

$usertype
•
updated over 14 years ago by Quek

1 replies • 13979 views
Discussion

Mark Net and vias

Category: Custom IC Design

By Adrian Nistor

$usertype
•
started over 14 years ago

0 replies • 13851 views
Discussion

Diva extraction warnings on large layout

Category: Custom IC Design

By Zach

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 13646 views
Discussion

Jitter in Strong and Weak Inversions

Category: Custom IC Design

By pcardoso73

$usertype
•
updated over 14 years ago by pcardoso73

1 replies • 13833 views
Discussion

Regular expressions in a schematic search

Category: Custom IC Design

By J Wilwert

$usertype
•
updated over 14 years ago by J Wilwert

2 replies • 14108 views
Discussion

Problem in importing CDL/Spice netlist ...?

Category: Custom IC Design

By Prabhu The ICL

$usertype
•
updated over 14 years ago by Quek

7 replies • 10548 views
Discussion

Making symbol text unselectable on an instance

Category: Custom IC Design

By swdesigner

$usertype
•
started over 14 years ago

0 replies • 14455 views
Discussion

Re: How to do analog modeling with verilog -A

Category: Custom IC Design

By Analog Design

$usertype
•
updated over 14 years ago by Quek

1 replies • 648 views
Discussion

phase error in OTA amplifier

Category: Custom IC Design

By mozdas

$usertype
•
updated over 14 years ago by Quek

1 replies • 14235 views
Discussion

Virtuoso - how can I create an instance from a .inc HSPICE file?

Category: Custom IC Design

By Alex2kdl

$usertype
•
updated over 14 years ago by Quek

1 replies • 3425 views
Discussion

Snaping on StreamIn

Category: Custom IC Design

By JustinAtmel

$usertype
•
updated over 14 years ago by Quek

1 replies • 13773 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.