Custom IC Design

Latest Posts

Discussion

How to parameterize a string parameter in ADE XL?

Category: Custom IC Design

By rickyuexu

$usertype
•
started over 9 years ago

0 replies • 14295 views
Discussion

Assura QRC Error

Category: Custom IC Design

By sdineshkumar

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 16914 views
Discussion

select master cell in ADEXL

Category: Custom IC Design

By Clidre

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13687 views
Discussion

Extracting Interconnect Parameters

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 9 years ago by rafaelon

2 replies • 14105 views
Discussion

Error during the RC extraction using 45 nm technology

Category: Custom IC Design

By vinod joshi

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14040 views
Discussion

lineread command error out when trying to read a verilog generation log file

Category: Custom IC Design

By mlea

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14175 views
Discussion

Pass Path and Filename via Variable in ADEXL

Category: Custom IC Design

By SebastianS

$usertype
•
started over 9 years ago

0 replies • 15446 views
Discussion

"FATAL: Insufficient memory available" spectre issue

Category: Custom IC Design

By Dresdener

$usertype
•
updated over 9 years ago by Dresdener

2 replies • 6814 views
Discussion

Help with Verilog-A file operation tasks

Category: Custom IC Design

By Reks

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15102 views
Discussion

Sweep vth values

Category: Custom IC Design

By syafiq

$usertype
•
updated over 9 years ago by Andrew Beckett

4 replies • 14751 views
Discussion

preferred way to sweep temperature in ADEXL

Category: Custom IC Design

By danmc91

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 22578 views
Discussion

Oscillator frequency discrepancy between PSS and transient simulation

Category: Custom IC Design

By Juanelin

$usertype
•
updated over 9 years ago by Juanelin

2 replies • 15881 views
Discussion

need help to scale mosaic or instances

Category: Custom IC Design

By imaneet

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 15223 views
Discussion

Automate exporting ADE XL scalar outputs across History

Category: Custom IC Design

By Michele Ancis

$usertype
•
started over 9 years ago

0 replies • 13595 views
Discussion

Selected net in Navigator: Is it possible to change default selected net color of white?

Category: Custom IC Design

By ShawnLogan

$usertype
•
started over 9 years ago

0 replies • 12350 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.