Custom IC Design

Latest Posts

Discussion

How to retrieve an output from every Monte Carlo iteration

Category: Custom IC Design

By syafiq

$usertype
•
updated over 11 years ago by Andrew Beckett

6 replies • 19980 views
Discussion

MC in cadence

Category: Custom IC Design

By RAO VINAY

$usertype
•
updated over 11 years ago by Andrew Beckett

4 replies • 17038 views
Discussion

EM Analaysis Differenent Results

Category: Custom IC Design

By harishgurram

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13886 views
Discussion

change default beep sound in cadence

Category: Custom IC Design

By Litstbl

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 17844 views
Discussion

How to use constraints to create a symmetric layout (with abutted MOS) using schematicXL and Layout XL (No modgens)

Category: Custom IC Design

By svats000

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 15455 views
Discussion

About Metal1 node between two transistors ?

Category: Custom IC Design

By analogy

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 14759 views
Discussion

layer numbers rule deck

Category: Custom IC Design

By oldnick

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 17859 views
Discussion

question about eye diagram in VIVA

Category: Custom IC Design

By xianweng

$usertype
•
started over 11 years ago

0 replies • 14057 views
Discussion

CDB 2 OA Error and warning

Category: Custom IC Design

By pejman saleh

$usertype
•
updated over 11 years ago by theopaone

1 replies • 14486 views
Discussion

Spectre RF noise analysis

Category: Custom IC Design

By Northfork

$usertype
•
updated over 11 years ago by Northfork

4 replies • 17344 views
Discussion

Cadence IC Base 6.15.011 Hotfix 6.15.171 problem

Category: Custom IC Design

By Duy Hien

$usertype
•
updated over 11 years ago by Duy Hien

3 replies • 16247 views
Discussion

qrc unable to create extview.tmp

Category: Custom IC Design

By harishgurram

$usertype
•
updated over 11 years ago by harishgurram

2 replies • 14904 views
Discussion

"spectre + aps" issue : FATAL (SPECTRE-208) ?

Category: Custom IC Design

By samung

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 2633 views
Discussion

ADE-XL Op. Region specs

Category: Custom IC Design

By rvz1

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 15973 views
Discussion

Different layer vias are combined when placed on the top of eachother

Category: Custom IC Design

By Casp

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 15705 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.