Custom IC Design

Latest Posts

Discussion

auCdl view and loading CDF port order through CIW?

Category: Custom IC Design

By yayla

$usertype
•
updated over 11 years ago by yayla

1 replies • 15402 views
Discussion

Stop Time in Transient Analysis

Category: Custom IC Design

By Hadi Hayati

$usertype
•
updated over 11 years ago by Tawna

6 replies • 20788 views
Discussion

Can gzipped netlist be used in spectre?

Category: Custom IC Design

By sram8t

$usertype
•
updated over 11 years ago by Tawna

1 replies • 13214 views
Discussion

Unable to get license feature

Category: Custom IC Design

By moo911940

$usertype
•
updated over 11 years ago by skillUser

1 replies • 13771 views
Discussion

Best way to make a serial stream (SPI) for VPWLF?

Category: Custom IC Design

By bpdegnan

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 13836 views
Discussion

ADEGXL global optimisation runs only 9 jobs in parallel

Category: Custom IC Design

By vamshiky

$usertype
•
updated over 11 years ago by vamshiky

2 replies • 13281 views
Discussion

LDO pz analysis

Category: Custom IC Design

By potsticker

$usertype
•
started over 11 years ago

0 replies • 13581 views
Discussion

Unbound pin error from Assura LVS after P&R

Category: Custom IC Design

By bjbit

$usertype
•
updated over 11 years ago by alperro

4 replies • 5289 views
Discussion

Intrinsic capacitance Cbs

Category: Custom IC Design

By ronaldomponte

$usertype
•
updated over 11 years ago by ronaldomponte

2 replies • 13673 views
Discussion

use of run(?sgeHardResources "Virtuoso_Multi_mode_Simulation=x") option

Category: Custom IC Design

By Battosai13

$usertype
•
updated over 11 years ago by Battosai13

1 replies • 503 views
Discussion

spectreMDL Input String in Analyses

Category: Custom IC Design

By TroyD

$usertype
•
started over 11 years ago

0 replies • 12930 views
Discussion

2 Stroke bindkey or state machine bindkey application

Category: Custom IC Design

By bharath2k4

$usertype
•
updated over 11 years ago by Andrew Beckett

9 replies • 16445 views
Discussion

Mismatch and Process Spread data in Monte Carlo simulations

Category: Custom IC Design

By Flyyn Rider

$usertype
•
updated over 11 years ago by Flyyn Rider

4 replies • 15539 views
Discussion

Error in delay calculation

Category: Custom IC Design

By KISHORE085

$usertype
•
updated over 11 years ago by frankaurora

5 replies • 16004 views
Discussion

passing CDF parameters to verilog block in SpectreVerilog simulations

Category: Custom IC Design

By RomeshNandwana

$usertype
•
updated over 11 years ago by RomeshNandwana

5 replies • 16279 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.