Custom IC Design

Latest Posts

Discussion

VIVA calculator function cross() return wrong number of rising edge

Category: Custom IC Design

By monglebest2022
•
updated over 2 years ago by Andrew Beckett

2 replies • 7070 views
Discussion

Automate color on plot in VIVA

Category: Custom IC Design

By delgsy
•
updated over 2 years ago by Andrew Beckett

3 replies • 8038 views
Discussion

How to use value function in calc with multiple interpolation time that is not periodic?

Category: Custom IC Design

By delgsy
•
updated over 2 years ago by Andrew Beckett

1 replies • 6366 views
Discussion

Assigning Different Models to Specific Instances?

Category: Custom IC Design

By Atzel
•
started over 2 years ago

0 replies • 5473 views
Discussion

about cadence virtuoso version

Category: Custom IC Design

By sjwprcker
•
updated over 2 years ago by Andrew Beckett

1 replies • 9786 views
Discussion

Extracting a value at a certain frequency (harmonic balance simulation)

Category: Custom IC Design

By OuluEng
•
updated over 2 years ago by Andrew Beckett

1 replies • 6483 views
Discussion

Host ID

Category: Custom IC Design

By Gajendiran
•
updated over 2 years ago by Andrew Beckett

1 replies • 7326 views
Discussion

AMS simulation within MC

Category: Custom IC Design

By sjwprcker
•
updated over 2 years ago by Andrew Beckett

1 replies • 5574 views
Discussion

PDK patch installation through 'virtuoso -nograph' requiring Xvfb is not working on RHEL 8.x

Category: Custom IC Design

By Johan Van der Borght
•
updated over 2 years ago by Johan Van der Borght

4 replies • 3624 views
Discussion

Set DC sources voltage from csv file

Category: Custom IC Design

By RuihW
•
updated over 2 years ago by RuihW

8 replies • 8277 views
Discussion

How to assign the multiplicity factor a pPar() parameter ?

Category: Custom IC Design

By ItsMichael
•
updated over 2 years ago by ItsMichael

1 replies • 6490 views
Discussion

Pegasus DRC No Outputs Displayed - Rdb File read error

Category: Custom IC Design

By Tony Harvy
•
started over 2 years ago

0 replies • 1066 views
Discussion

Gain peaking in TIA

Category: Custom IC Design

By TUKA
•
updated over 2 years ago by TUKA

4 replies • 7784 views
Discussion

how to simulate spatial variation to see benefit of common centroid layout

Category: Custom IC Design

By supriyo1985
•
updated over 2 years ago by supriyo1985

2 replies • 6229 views
Discussion

way to run dm & cm stb in one simulation

Category: Custom IC Design

By sjwprcker
•
started over 2 years ago

0 replies • 770 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.