Custom IC Design

Latest Posts

Discussion

Command line option to open checkin/checkout gui of cell

Category: Custom IC Design

By SimhanAnalog
•
updated 11 months ago by SimhanAnalog

1 replies • 729 views
Discussion

Combining Histograms of Multiple Tests

Category: Custom IC Design

By HongJian
•
started 11 months ago

0 replies • 2448 views
Discussion

Maestro - get instant value of net for delay measurement

Category: Custom IC Design

By firebolt3
•
updated 11 months ago by firebolt3

2 replies • 648 views
Discussion

SKILL Function to Get File Path of the Top Schematic Instance

Category: Custom IC Design

By sgcad
•
updated over 1 year ago by sgcad

8 replies • 4025 views
Discussion

Generating input of schematic in cadence virtuoso using verilog.

Category: Custom IC Design

By AK202409055824
•
started over 1 year ago

0 replies • 2394 views
Discussion

GminDC and Bad Pivoting Errors Detected During the DC Analysis

Category: Custom IC Design

By ranaya
•
started over 1 year ago

0 replies • 2531 views
Discussion

Text to Symbol generator (TSG) and how to convert .slib (liberty format from Synopsis)

Category: Custom IC Design

By Binhngo1210
•
updated over 1 year ago by Binhngo1210

2 replies • 3466 views
Discussion

Transient simulation missed important points.

Category: Custom IC Design

By JeyJey
•
updated over 1 year ago by Andrew Beckett

6 replies • 3397 views
Discussion

CMOS OPAMP Design

Category: Custom IC Design

By JA202409027521
•
updated over 1 year ago by Andrew Beckett

1 replies • 2549 views
Discussion

Stopping Layout XL from re-arranging windows

Category: Custom IC Design

By AM202408156233
•
updated over 1 year ago by AM202408156233

2 replies • 2759 views
Discussion

One simulation with different conditions for 2 blocks.

Category: Custom IC Design

By JeyJey
•
started over 1 year ago

0 replies • 2320 views
Discussion

reuse PSS results to run standalone Pnoise

Category: Custom IC Design

By SteveRFIC
•
updated over 1 year ago by JankoK

1 replies • 2953 views
Discussion

ADE Assembler stuck after "netlisting finished"

Category: Custom IC Design

By AA202408226157
•
updated over 1 year ago by Andrew Beckett

1 replies • 836 views
Discussion

refresh of results in a runplan

Category: Custom IC Design

By AhmedG
•
updated over 1 year ago by AhmedG

4 replies • 3169 views
Discussion

How to disable 1/f noise in Xcelium AMS simulation

Category: Custom IC Design

By SpiceMonkey
•
updated over 1 year ago by Andrew Beckett

1 replies • 524 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.