Custom IC Design

Latest Posts

Discussion

Abstract Generation Crashes during Step pins in a given cell

Category: Custom IC Design

By jorenrefuerzo
•
updated over 11 years ago by ColinSutlieff

1 replies • 12980 views
Discussion

Solving a differential equation using VerilogA Model

Category: Custom IC Design

By RFStuff
•
started over 11 years ago

0 replies • 13963 views
Discussion

GaN Gate Drivers

Category: Custom IC Design

By Hamzeh
•
updated over 12 years ago by Hamzeh

2 replies • 14048 views
Discussion

Offset voltage measurement

Category: Custom IC Design

By kapiljainwal
•
updated over 12 years ago by Quek

1 replies • 16441 views
Discussion

encounter streamout by preserving the partition

Category: Custom IC Design

By Shiny
•
updated over 12 years ago by Quek

1 replies • 12816 views
Discussion

Layer not showing in layer palette

Category: Custom IC Design

By MarkTown
•
updated over 12 years ago by Quek

1 replies • 15448 views
Discussion

ISFET layout design

Category: Custom IC Design

By ronaldomponte
•
updated over 12 years ago by Quek

1 replies • 13109 views
Discussion

Ocean scripting - Plotting multiple expressions in different strips

Category: Custom IC Design

By PBabu
•
updated over 12 years ago by PBabu

1 replies • 1325 views
Discussion

Harmonic balance GMRES Warnnings

Category: Custom IC Design

By RFStuff
•
updated over 12 years ago by Tawna

3 replies • 14547 views
Discussion

Equivalent diode model parameter to ADS's "Imax" and "Ikf(Ik)" diode parameters?

Category: Custom IC Design

By Art254
•
updated over 12 years ago by Jimmy Yu

7 replies • 5880 views
Discussion

set up parametric simulation to utilize multiple cores

Category: Custom IC Design

By whlinfei
•
updated over 12 years ago by Andrew Beckett

8 replies • 19499 views
Discussion

How to tell netlister to stop at a particular cell during schematic netlisting

Category: Custom IC Design

By MYIN
•
updated over 12 years ago by Andrew Beckett

3 replies • 16213 views
Discussion

ERROR (SPECTRE-8390): Problem encountered in setting up the mpsc front end.

Category: Custom IC Design

By Inseoks
•
updated over 12 years ago by Andrew Beckett

2 replies • 14079 views
Discussion

Does u0 and vth0 viewed in simulation result reflect default constant value or the ones already considering any Layout-dependent effects in such environment: tsmc65nm, BISM4.5 model, Spectre7.2 ?

Category: Custom IC Design

By Alex Liao
•
updated over 12 years ago by Alex Liao

6 replies • 15728 views
Discussion

parameter sweep with extracted view

Category: Custom IC Design

By pirateKing08
•
updated over 12 years ago by Andrew Beckett

3 replies • 13522 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.