Custom IC Design

Latest Posts

Discussion

Guidelines for the Custom IC Design Forum

Category: Custom IC Design

By Andrew Beckett

$usertype
•
started over 14 years ago

0 replies • 29333 views
Discussion

quantus parasitic extraction vs. SKY130 PDK

Category: Custom IC Design

By GS202507021424

$usertype
•
updated 1 hour ago by Andrew Beckett

2 replies • 925 views
Discussion

Quantus Error – Sky130 qrcTechFile not recognized as valid technology file

Category: Custom IC Design

By RK202509013321

$usertype
•
updated 1 hour ago by Andrew Beckett

1 replies • 86 views
Discussion

Stop Condition of Liberate trio in characterizing a DFF

Category: Custom IC Design

By TN202507027633

$usertype
•
updated 2 days ago by Guangjun Cao

1 replies • 88 views
Discussion

Issue with Skywater 130 Monte Carlo Mismatch Analysis

Category: Custom IC Design

By VLSI lab IITB

$usertype
•
started 2 days ago

0 replies • 93 views
Discussion

Noise Results from Transient Noise Simulation and Noise Simulation

Category: Custom IC Design

By Kenny Lu

$usertype
•
updated 3 days ago by Kenny Lu

6 replies • 526 views
Discussion

Virtuoso and Allegro Compatibility

Category: Custom IC Design

By forXTer

$usertype
•
updated 8 days ago by Saloni Chhabra

1 replies • 187 views
Discussion

Replace symbol pin names without changing the pin placement and symbol boundary

Category: Custom IC Design

By SimhanAnalog

$usertype
•
started 9 days ago

0 replies • 169 views
Discussion

IC25.1 Virtuoso crash but the simulation is still on going

Category: Custom IC Design

By sjwprcssw

$usertype
•
started 10 days ago

0 replies • 166 views
Discussion

How do you draw a parametrized layout of an inverter ?

Category: Custom IC Design

By MC20250412421

$usertype
•
started 11 days ago

0 replies • 158 views
Discussion

Is there any way to prevent my definition for model library from being overwritten by libInit.il of PDK while virtuoso starts up correctly?

Category: Custom IC Design

By zuiying

$usertype
•
updated 11 days ago by zuiying

2 replies • 345 views
Discussion

metal (or any dummy fill layer) skill code that can run at the block or chip level and automatically fill dummy metal in vacant spaces.

Category: Custom IC Design

By yogeshjaiswalCAD

$usertype
•
updated 11 days ago by Andrew Beckett

9 replies • 1064 views
Discussion

How to define a parameter representing a path in globel model files?

Category: Custom IC Design

By zuiying

$usertype
•
updated 12 days ago by Andrew Beckett

1 replies • 228 views
Discussion

Cannot generate the EMIR report using 'emirreport'

Category: Custom IC Design

By aalbason

$usertype
•
updated 16 days ago by Saloni Chhabra

3 replies • 635 views
Discussion

EMIR Pin Current Results Discrepancy vs Transient Simulation Results

Category: Custom IC Design

By aalbason

$usertype
•
started 16 days ago

0 replies • 214 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.