Custom IC Design

Latest Posts

Discussion

Cadence Liberate used for standard cells characterization

Category: Custom IC Design

By fengye

$usertype
•
updated over 6 years ago by fengye

1 replies • 14302 views
Discussion

Filtering data to plot for nested sweeps

Category: Custom IC Design

By ZoltanT

$usertype
•
updated over 6 years ago by ZoltanT

3 replies • 15375 views
Discussion

Sampled PNOISE/PXF analyses: how to get the "eventtime" values found by simulator?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by dontpanic

6 replies • 4500 views
Discussion

Merging Traces into One Family

Category: Custom IC Design

By svnoosha

$usertype
•
updated over 6 years ago by svnoosha

2 replies • 14114 views
Discussion

Missing Parameter in Layout "Edit Instance Properties"

Category: Custom IC Design

By john007

$usertype
•
updated over 6 years ago by john007

6 replies • 6470 views
Discussion

ADE XL Message 5052

Category: Custom IC Design

By PassantAli

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14108 views
Discussion

Image Rejection of IQ mixer

Category: Custom IC Design

By itos

$usertype
•
updated over 6 years ago by girishadesto

4 replies • 17066 views
Discussion

Exporting data from OP Region Spec to "Outputs setup"

Category: Custom IC Design

By Pedro73

$usertype
•
updated over 6 years ago by fortune100worse

2 replies • 1331 views
Discussion

Naming output signals in ADE XL

Category: Custom IC Design

By Rowlf

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 15377 views
Discussion

Liberate Characterization Error (removal_rising/fall) for Sequential Cells

Category: Custom IC Design

By anurans

$usertype
•
started over 6 years ago

0 replies • 715 views
Discussion

Schematic Editor Create Instance Form - Auto-completion

Category: Custom IC Design

By pnarayan

$usertype
•
updated over 6 years ago by pnarayan

2 replies • 915 views
Discussion

Using Simulation Variables and Outputs in MDL File

Category: Custom IC Design

By baltacican87

$usertype
•
started over 6 years ago

0 replies • 13997 views
Discussion

Probing internal node to dspf file

Category: Custom IC Design

By Nasser Arif

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14361 views
Discussion

Re-characterizing a tap-less cell library (Cadence Liberate)

Category: Custom IC Design

By anurans

$usertype
•
updated over 6 years ago by Guangjun Cao

5 replies • 15597 views
Discussion

Simulating kT/C noise in discrete-time delta-sigma

Category: Custom IC Design

By Nicolas Callens

$usertype
•
updated over 6 years ago by Nicolas Callens

4 replies • 3161 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.