Custom IC Design

Latest Posts

Discussion

Operating point parameters for BSIM-IMG devices

Category: Custom IC Design

By Raghu Rao

$usertype
•
updated over 8 years ago by Andrew Beckett

6 replies • 16741 views
Discussion

Problem with MOS Bulk Routing Parasitic Resistance Extraction

Category: Custom IC Design

By Stepan

$usertype
•
updated over 8 years ago by RobinCommander

11 replies • 18902 views
Discussion

IIP3 for a mixer: shooting vs. hb

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by Tawna

9 replies • 17641 views
Discussion

Not to remove instances whose terminals are connected together

Category: Custom IC Design

By nvyayla

$usertype
•
updated over 8 years ago by nvyayla

2 replies • 15534 views
Discussion

How and where to find Model card used in simulation

Category: Custom IC Design

By skvishvakarma

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14830 views
Discussion

modeling device using Verilog-A and having convergence problems

Category: Custom IC Design

By funfet

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14760 views
Discussion

ADE-L: How to specify "options statements" for Spectre?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 8 years ago by dontpanic

3 replies • 9802 views
Discussion

Virtuoso Layout L: Show/remove hidden/old (metal) layers

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by itos

4 replies • 4509 views
Discussion

Confusion about DRC / LVS / Parasitic extraction tools

Category: Custom IC Design

By manudupouy

$usertype
•
updated over 8 years ago by manudupouy

2 replies • 15818 views
Discussion

ADE XL and virtuoso -nograph not working

Category: Custom IC Design

By tarakda

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 2360 views
Discussion

Transient Simulation of AMS gives convergence error

Category: Custom IC Design

By ashrafSazid

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 15350 views
Discussion

Create Vias: shapes, drawn areas

Category: Custom IC Design

By JWHoll

$usertype
•
updated over 8 years ago by Quek

1 replies • 15484 views
Discussion

Oversampling clock and data recovery for SerDes communication

Category: Custom IC Design

By bitan1990

$usertype
•
started over 8 years ago

0 replies • 13431 views
Discussion

Modify the resistivity of M1

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by samer1

8 replies • 15030 views
Discussion

what is the use of data.dm and constraint in each design directory?

Category: Custom IC Design

By Qilong

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 27640 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.