Custom IC Design

Latest Posts

Discussion

Issue while performing signoffTimeDesign in Innovus

Category: Custom IC Design

By VLSI lab IITB

$usertype
•
updated 2 months ago by VLSI lab IITB

2 replies • 1250 views
Discussion

Save multiple values versus frequency using spectremdl for spectre version 2016

Category: Custom IC Design

By GM202510215619

$usertype
•
updated 2 months ago by GM202510215619

2 replies • 1276 views
Discussion

Issue: SKILL Script Creates Schematic and Symbol But Ports Are Missing

Category: Custom IC Design

By Mooh

$usertype
•
updated 2 months ago by Mooh

2 replies • 1286 views
Discussion

Parasitic capacitance

Category: Custom IC Design

By SamanMKD

$usertype
•
updated 2 months ago by Andrew Beckett

3 replies • 1460 views
Discussion

Request for Support with CDF Update Issue after importing .spi file in virtuoso

Category: Custom IC Design

By yogeshjaiswalCAD

$usertype
•
updated 2 months ago by yogeshjaiswalCAD

6 replies • 2601 views
Discussion

Ocean XL: running the same script twice makes the CIW stuck

Category: Custom IC Design

By MC20250412421

$usertype
•
updated 2 months ago by MC20250412421

4 replies • 1837 views
Discussion

Layout scaling and inconsistent shape dimensions issue.

Category: Custom IC Design

By JS20250120924

$usertype
•
updated 2 months ago by JS20250120924

4 replies • 1851 views
Discussion

Simulating Encrypted PSpice Model from TI (CSD95373AQ5M)

Category: Custom IC Design

By WW202601034742

$usertype
•
updated 2 months ago by WW202601034742

3 replies • 1955 views
Discussion

Virtuoso (IC25.1) startup very slow (~5mins) after Linux Update

Category: Custom IC Design

By mahodk

$usertype
•
updated 2 months ago by Andrew Beckett

1 replies • 1380 views
Discussion

PVS window closes whenever trying to browse for a file

Category: Custom IC Design

By matangk2

$usertype
•
updated 2 months ago by Andrew Beckett

3 replies • 1637 views
Discussion

Calibre PEX run error

Category: Custom IC Design

By SamanMKD

$usertype
•
updated 2 months ago by Andrew Beckett

1 replies • 1002 views
Discussion

clock buffer output RJ and edge phase noise result "diverges"

Category: Custom IC Design

By Yuto Lau

$usertype
•
started 2 months ago

0 replies • 262 views
Discussion

Spectre noise analysis output size

Category: Custom IC Design

By SK202511261716

$usertype
•
updated 2 months ago by SK202511261716

2 replies • 1220 views
Discussion

Different Parameters between exported CDL netlist and spectre SCS netlist

Category: Custom IC Design

By Yizhou

$usertype
•
updated 3 months ago by Yizhou

2 replies • 1253 views
Discussion

var() not working when used in variable section of Maestro view.

Category: Custom IC Design

By sidm

$usertype
•
started 3 months ago

0 replies • 792 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.