• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    leHiCreateVia - soooo close

    Category: Custom IC Design

    By Michael Robinson Michael Robinson

    •

    updated over 15 years ago by Michael Robinson

    3 replies • 1078 views
  • Discussion

    Design CADENCE, Verification Mentor

    Category: Custom IC Design

    By FerMer FerMer

    •

    updated over 15 years ago by chrisadam

    1 replies • 12851 views
  • Discussion

    Error in running Calibre LVS

    Category: Custom IC Design

    By Ueue Ueue

    •

    updated over 15 years ago by tkhan

    1 replies • 15353 views
  • Discussion

    PLL Loop gain-phase plots

    Category: Custom IC Design

    By archive archive

    •

    updated over 15 years ago by SharksFan

    3 replies • 14222 views
  • Discussion

    How to do more complex output tests in ADE-XL

    Category: Custom IC Design

    By SimonF SimonF

    •

    started over 15 years ago

    0 replies • 12801 views
  • Discussion

    Layout missing menu bar items

    Category: Custom IC Design

    By Ayman Amin Ayman Amin

    •

    updated over 15 years ago by Ayman Amin

    3 replies • 15676 views
  • Discussion

    leHiEditProp()

    Category: Custom IC Design

    By Liahuro Liahuro

    •

    updated over 15 years ago by Liahuro

    2 replies • 13347 views
  • Discussion

    LVS error concerning multiplicity of transistors + IBM cms9flp

    Category: Custom IC Design

    By jimito13 jimito13

    •

    updated over 15 years ago by jimito13

    15 replies • 20757 views
  • Discussion

    Hardware for Best Simulation Performance?

    Category: Custom IC Design

    By SteveMarshall SteveMarshall

    •

    updated over 15 years ago by fomin

    5 replies • 17834 views
  • Discussion

    Export gds

    Category: Custom IC Design

    By sathisha sathisha

    •

    updated over 15 years ago by sathisha

    2 replies • 13438 views
  • Discussion

    Virtuoso & Virtuoso xl Tutorial - 5.10 ??

    Category: Custom IC Design

    By Peter123 Peter123

    •

    updated over 15 years ago by Quek

    1 replies • 1285 views
  • Discussion

    Running APS with VerilogA and bsource modules

    Category: Custom IC Design

    By fomin fomin

    •

    updated over 15 years ago by Andrew Beckett

    7 replies • 15102 views
  • Discussion

    IC610 on OpenSolaris

    Category: Custom IC Design

    By wnghk wnghk

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 13752 views
  • Discussion

    How generate spectre netlist with model parameters

    Category: Custom IC Design

    By TiNat TiNat

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 5430 views
  • Discussion

    Unable to export CDL file

    Category: Custom IC Design

    By Renee Renee

    •

    updated over 15 years ago by Renee

    2 replies • 16899 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information