Custom IC Design

Latest Posts

Discussion

irun ams flow -- error from spectre model

Category: Custom IC Design

By Steven Mikes

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 1185 views
Discussion

spectre captab does not show all nodes

Category: Custom IC Design

By itos

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13711 views
Discussion

identify every instance in netlist from Layout

Category: Custom IC Design

By Varun Gupta

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13778 views
Discussion

Device Checking, how to exclude one sub-circuit

Category: Custom IC Design

By Derek WANG

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13784 views
Discussion

How to interpret (monte carlo simulation)?

Category: Custom IC Design

By pitter

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 14585 views
Discussion

cdsServIpc - ERROR (cmms-1889): Unknown switch '-c'

Category: Custom IC Design

By Karzo

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 2711 views
Discussion

Problem with importing verilog to Cadence virtuoso

Category: Custom IC Design

By aamn

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 15098 views
Discussion

Can I use a "not synthesized verilog file" in Cadence Virtuoso?

Category: Custom IC Design

By aamn

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 1105 views
Discussion

How to perform a DOE (Design of Experiment) in Cadence?

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 13839 views
Discussion

Virtuoso AnalogEnvironment : netlisting without ocean

Category: Custom IC Design

By samung

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13224 views
Discussion

Monte-Carlo simulation finish anormally

Category: Custom IC Design

By UUinfini

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13118 views
Discussion

Batch run of ADE simulations using skill

Category: Custom IC Design

By pshan

$usertype
•
started over 10 years ago

0 replies • 13729 views
Discussion

Reliability study: Spectre vs Relxpert

Category: Custom IC Design

By Gurunath Kadam

$usertype
•
updated over 10 years ago by Gurunath Kadam

1 replies • 14692 views
Discussion

Layout XL: "Connectivity->Update->Components and Nets" resets all my pins

Category: Custom IC Design

By PNadeau

$usertype
•
updated over 10 years ago by PNadeau

7 replies • 9302 views
Discussion

Ultrasim: individual accuracy setting on subcircuit level ?

Category: Custom IC Design

By baenischfau

$usertype
•
updated over 10 years ago by PNadeau

6 replies • 17056 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.